VH0 est **flottant** par rapport à Vs afin que le mos du haut soit correctement commandé sur sa gate: Vs+(0-10V)

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The VS and VSS offset ratings are tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in figures 36 and 37.

Symbol	Definition		Min.	Max.	Units
V _B	High side floating supply absolute voltage		(V _S + 10)	(V _S + 20)	
Vs	High side floating supply offset voltage	(IR2110)	Note 1	500	
		(IR2113)	Note 1	600	
(V _{HO})	High side floating output voltage		in V _S	$\left(V_{B} \right)_{m}$	ax
)) (Low side fixed supply voltage		10	20	V
(V _{LO})	Low side output voltage		0	VCC	
V _{DD}	Logic supply voltage		V _{SS} + 3	V _{SS} + 20	
V_{SS}	Logic supply offset voltage		-5 (Note 2)	5	
V_{IN}	Logic input voltage (HIN, LIN & SD)		V _{SS}	V _{DD}	
T _A	Ambient temperature		-40	125	°C

Note 1: Logic operational for V_S of -4 to +500V. Logic state held for V_S of -4V to V_{BS}. (Please refer to the Design Tip DT97-3 for more details).

Note 2: When $V_{DD} < 5\dot{V}$, the minimum V_{SS} offset is limited to $-V_{DD}$.

2 www.irf.com

Le mos du bas est commandé normalement entre 0V et Vcc