



DOCUMENT NUMBER AND REVISION

**VL-FS-MDLS16265BSS-04 REV. A  
(MDLS16265BSS-LV-G-LED04G)**




DOCUMENT TITLE:

**SPECIFICATION**

**OF**

**LCD MODULE TYPE**

**ITEM NO.: MDLS16265BSS-04**

DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	PHILIP CHENG		2002/8/2
CHECKED BY	TOM LEE		2002/8/2
APPROVED BY	CYRUS CHEUNG		2002/8/2

DISTRIBUTION LIST: MARKETING



**DOCUMENT REVISION HISTORY 1:**

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2002.08.02	First Release. (Based on test specification: VL-TS-MDLS16265BSS-XX, REV. B, 2002.07.01).	PHILIP CHENG	TOM LEE



## CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. INTERFACE SIGNALS	7
4. ABSOLUTE MAXIMUM RATINGS	8
4.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	8
4.2 ENVIRONMENTAL CONDITION	8
5. ELECTRICAL SPECIFICATIONS	9
5.1 TYPICAL ELECTRICAL CHARACTERISTICS	9
5.2 TIMING SPECIFICATIONS	10
5.3 TIMING DIAGRAM OF VDD AGAINST V0	12
6. CGROM CHARACETR CODE TABLE	13



---

## VARITRONIX LIMITED

---

### Specification of LCD Module Type Item No.: MDLS16265BSS-04

#### 1. General Description

- 16 characters (5 x 8 dots) x 2 lines STN Positive Transflective Yellow LCD Character Module.
- Viewing Angle: 6 O'clock direction.
- Driving duty: 1/16 Duty, 1/5 bias.
- 'SAMSUNG' KS0070BP-00CC (die form) LCD Controller & Driver or equivalent.
- Yellow-green LED04 backlight.

#### 2. Mechanical Specifications


The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	80.0(W) x 36.0(H) x 13.0 MAX.(D)	mm
Effective viewing area	61.0(W) x 15.8(H)	mm
Display format	16 characters x 2 lines	-
Character size	2.95(W) x 5.55(H) (5 x 8 dots)	mm
Character spacing	0.60(W) x 0.40(H)	mm
Character pitch	3.55(W) x 5.95(H)	mm
Dot size	0.55(W) x 0.65(H)	mm
Dot spacing	0.05(W) x 0.05(H)	mm
Dot pitch	0.60(W) x 0.70(H)	mm
Weight:	TBD	grams




ISSUE	AMENDMENT	DATE
△	ADD SIDE VIEW	02/10/01
△	UPDATE DOT SIZE	02/04/23



14 PIN CONNECTION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	K	A
16 PIN CONNECTION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	VSS	VDD	V0	RS	R/W	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	LED(-)	LED(+)	

TITLE: SPECIFICATION OF MODULE	
PROJECT NO:	MDLS16265BSS
TOLERANCE UNLESS OTHERWISE SPECIFIED:	X.X ±0.3 X.XX ±0.1
DIMENSIONS IN MM	
MATERIAL:	
FINISH:	
SCALE: DO NOT ON SCALE	
THIRD ANGLE PROJECTION	
NAME	LI SHENG
SIGN	
DATE	02/04/23
DRAWN	LI SHENG
CHECKED	LI MIN YUAN
APPROVED	CHARM
ITEM NO.	MDLS16265BSS-XX
DESCRIPTION	MDLS16265BSS
FILE NO.	MODULE MDLS 16265BSS REV 2
SHEET	1 OF 1



**VARI TRONIX LIMITED**

Figure 1: Outline Drawing




Figure 2: Block diagram



### 3. Interface signals

Table 2

Pin No.	Symbol	Description
1	VSS	Ground (0V).
2	VDD	Power supply for logic.
3	V0	Power supply for LCD driver.
4	RS	Register Select Input: "High" for Data register (for read and write). "Low" for Instruction register (for write), Busy flag, address counter (for read).
5	R/W	Read/Write signal: 'High' for Read mode. 'Low' for Write mode.
6	E	Enable. Start signal for data read /write.
7	DB0	Data input/output (LSB).
8	DB1	Data input/output.
9	DB2	Data input/output.
10	DB3	Data input/output.
11	DB4	Data input/output.
12	DB5	Data input/output.
13	DB6	Data input/output.
14	DB7	Data input/output (MSB).
15 or K	LED(-)	Cathode of LED Backlight.
16 or A	LED(+)	Anode of LED Backlight.



#### 4. Absolute Maximum Ratings

##### 4.1 Electrical Maximum Ratings(Ta = 25 °C)

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD-VSS	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD=VDD-V0	-0.3	+15.0	V
Input voltage	Vin	-0.3	VDD+0.3	V

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

##### 4.2 Environmental Condition

Table 4

Item	Operating Temperature (Topr)		Storage Temperature (Tstg)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max. RH for Ta ≤ 40°C < 95% RH for Ta > 40°C				no condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration : 11 ms Peak acceleration: 981 m/s <sup>2</sup> = 100g Number of shocks : 3 shocks in 3 mutually perpendicular axes.				3 directions





## 5. Electrical Specifications

### 5.1 Typical Electrical Characteristics

At Ta = 25 °C, VDD = 5V±5%, VSS=0V.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	VDD -VSS		4.75	5.0	5.25	V
Supply voltage (LCD)	VLCD =VDD -V0	VDD = 5V, Note (1)	4.1	4.5	4.9	V
Input signal voltage for E,DB0-DB7,R/W,RS.	V <sub>IH</sub>	"H" level	2.2	-	VDD	V
	V <sub>IL</sub>	"L" level	-0.3	-	0.6	V
Supply Current (Logic & LCD)	IDD	Character mode, VDD=5V, Note 1	-	0.8	1.2	mA
		Checker board mode, VDD=5V, Note 1	-	1.4	2.1	mA
Supply Current (LCD)	I0	Character mode, VDD=5V, Note 1	-	0.2	0.3	mA
		Checker board mode, VDD=5V, Note 1	-	0.2	0.3	mA
Supply Voltage of yellow-green LED04 backlight	VLED	Forward current = 90 mA  Number of LED die =18	3.9	4.1	4.3	V

Note (1) : There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



## 5.2 Timing Specifications

At  $T_a = 0\text{ }^{\circ}\text{C}$  To  $+50\text{ }^{\circ}\text{C}$ ,  $V_{DD} = +5V \pm 5\%$ ,  $V_{SS} = 0V$ .

Refer to [Fig. 3](#), the bus timing diagram for write mode.

Table 6

Parameter	Symbol	Min.	Max.	Unit	Test pin
E cycle time	$t_C$	500	-	ns	E
E rise time	$t_R$	-	25	ns	E
E fall time	$t_F$	-	25	ns	E
E pulse width (High, Low)	$t_W$	220	-	ns	E
R/W and RS set-up time	$t_{SU1}$	40	-	ns	R/W,RS
R/W and RS hold time	$t_{H1}$	10	-	ns	R/W, RS
Data set-up time	$t_{SU2}$	60	-	ns	DB0-DB7
Data hold time	$t_{H2}$	10	-	ns	DB0-DB7

Refer to [Fig. 4](#), the bus timing diagram for read mode.

Table 7

Parameter	Symbol	Min.	Max.	Unit	Test pin
E cycle time	$t_C$	500	-	ns	E
E rise time	$t_R$	-	25	ns	E
E fall time	$t_F$	-	25	ns	E
E pulse width	$t_W$	220	-	ns	E
R/W and RS set-up time	$t_{SU}$	40	-	ns	R/W,RS
R/W and RS hold time	$t_H$	10	-	ns	R/W, RS
Data output delay time	$t_D$	-	120	ns	DB0-DB7
Data hold time	$t_{DH}$	20	-	ns	DB0-DB7




Figure 3: The bus timing diagram for write mode.




Figure 4: The bus timing diagram for read mode.



### 5.3 Timing Diagram of VDD Against V0.

Power on sequence shall meet the requirement of Figure 5, the timing diagram of VDD against V0.




Figure 5: Timing Diagram of VDD Against V0.



### 6. CGROM Character Code Table

KS0070B-00															
Upper 4bit Lower 4bit	LLLL	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)														
LLLH	(2)														
LLHL	(3)														
LLHH	(4)														
LHLL	(5)														
LHLH	(6)														
LHHL	(7)														
LHHH	(8)														
HLLL	(1)														
HLLH	(2)														
HLHL	(3)														
HLHH	(4)														
HHLL	(5)														
HHLH	(6)														
HHHL	(7)														
HHHH	(8)														

“Varitronix Limited reserves the right to change this specification.”

FAX:(852) 2343-9555.

URL:<http://www.varitronix.com>

- END -