

April 2012

# FSB117H / FSB127H / FSB147H mWSaver™ Fairchild Power Switch (FPS™)

## **Features**

## mWSaver™ Technology

- Achieve Lo w No-Load P ower Co nsumption Less than 40mW at 230V<sub>AC</sub> (EMI Filter Loss Included)
- Meets 2013 ErP Standb y P ower Reg ulation (Less than 0.5W Consumption with 0.25W Load) for AT X Power and LCD TV Power
- Eliminate X-Cap Disc harge Resistor Lo ss with Ax-CAP™ Technology
- Linearly D ecreased S witching F requency at Light-Load Co ndition a nd Adv anced Burst Mode Operation at No-Load Condition
- 700V High-Voltage JF ET Startup Cir cuit to Eliminate the Startup Resistor Loss

## **Highly Integrated with Rich Features**

- Internal Avalanche-Rugged 700V SenseFET
- Built-in 5ms Soft-Start
- Peak-Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Leading-Edge Blanking (LEB)
- Synchronized Slope Compensation
- Proprietary Asynchronous Jitter to Reduce EMI

#### **Advanced Protection**

- Internal Overload / Open-Loop Protection (OLP)
- V<sub>DD</sub> Under-Voltage Lockout (UVLO)
- V<sub>DD</sub> Over-Voltage Protection (OVP)
- Constant Power Limit (Full AC Input Range)
- Internal Auto Restart Circuit (OLP, V<sub>DD</sub> OVP, OTP)
- Internal OTP Sensor with Hysteresis
- Adjustable Peak Current Limit

## **Related Resources**

- <u>Evaluation Board: FEBFSB127H\_T001</u>
- Fairchild Power Supply WebDesigner Flyback Design & Simulation - In Minutes at No Expense

# Description

The F SB-series is a next-generation, green-mode Fairchild Power Switch (FPS™) incorporating Fairchild's innovative mW Saver™ tech nology, which dramatic ally reduces stan dby a nd n o-load power c onsumption, enabling co nformance to al I w orldwide Standby Mo de efficiency guidelines. It integrates an advanced current-mode pulse width modulator (PWM) and an avalancherugged 7 00V SenseFET in a sing le package, all owing auxiliary power desi gns with hi gher standby e nergy efficiency, reduced size, improved re liability, and lo wer system cost than previous solutions.

Fairchild Se miconductor's mWSaver™ technolo gy offers best-in- class mini mum no-load and light-load power cons umption. An innovative A x-CAP™ method, one of the five propri etary mWSaver™ techno logies, minimizes loss es in the EMI filter stage b y eliminating the X-cap di scharge resistors while sti II meeti ng IEC61010-1 safet y req uirement. mW Saver™ Green Mode gradually decreases switching frequency as load decreases to minimize switching losses.

A ne w pr oprietary as ynchronous jitter decr eases EMI emission and built-in synchronized slope compensation allows st able peak-c urrent-mode control over a wide range of input voltage. The propriet ary internal line compensation ensures constant output power limit over entire universal line voltage range.

Requiring a m inimum number of ext ernal components, the F SB-series provi des a basic platform that is well suited for the cost-effective flyback converter design with low standby power consumption.

## **Applications**

General-purpose switched-mode power supplies and flyback power converters, including:

- Auxiliary Power Supply for PC, Server, LCD TV, and Game Console
- SMPS for VCR, SVR, STB, DVD, and DVCD Player, Printer, Facsimile, and Scanner
- General Adapter
- LCD Monitor Power / Open-Frame SMPS

# **Ordering Information**

Part Number	SenseFET	Operating Temperature Range	Package Packing	Method
FSB117HNY 1	A 700V			
FSB127HNY 2	A 700V	-40°C to +105°C	8-pin, Dual In-Line Package (DIP)	Tube
FSB147HNY	4A 700V			

# **Application Diagram**




Figure 1. Typical Flyback Application

Table 1. Output Power Table<sup>(1)</sup>

Product	230V <sub>AC</sub>	±15% <sup>(2)</sup> 85-2	65V <sub>AC</sub>		
Product	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	
FSB117H	10W	15W	9W	13W	
FSB127H	14W	20W	11W	16W	
FSB147H	23W	35W	17W	26W	


#### Notes:

- 1. The maximum output power can be limited by junction temperature.
- 2. 230  $V_{AC}$  or 100/115  $V_{AC}$  with voltage doubler.
- 3. Typical continuous power in a non-ventilated enclosed a dapter with sufficient drain pattern of print ed circuit board (PCB) as a heat sink, at 50°C ambient.
- 4. Maximum practical continuous power in an open-frame design with sufficient drain pattern of printed circuit board (PCB) as a heat sink, at 50°C ambient.

#### **Internal Block Diagram** Drain 5 6,7,8 Line Voltage Sample Circuit Auto-Re-start - OLP Protection-OTP Brownout Protection HV Startup Internal BIAS VDD 2 UVLO Clock Soft-Start Comparator 12V/6V Soft-Start Green Mode Current-Limit Comparator $V_{\text{Limit}} \\$ GND PWM Comparato $V_{DD-OVP}$ 5.4V Slope Compensation Ō OSC2 Maximum Duty CycleLimit 3 FΒ R≸ I<sub>PK</sub>(▼)50μA OLP Delay OLP-4.6V OLP Current Limit Compensation Comparator

Figure 2. Block Diagram

# **Pin Configuration**



F – Fairchild Logo

Z – Plant Code

X – 1-Digit Year Code

Y – 1-Digit Week Code

TT – 2-Digit Die Run Code

T – Package Type (N: DIP)

P – Y: Green Package

M – Manufacture Flow Code

Figure 3. Pin Configuration

# **Pin Definitions**

Pin#	Name	Description
1 GN	D	Ground. This pin i nternally connects to the SenseFET source and signal ground of the PW M controller.
2	VDD	Supply voltage of the IC. Typically the holdup capacitor connects from this pin to ground. Rectifier diode in series with the transformer auxiliary winding connects to this pin to supply bias during normal operation.
3	FB	Feedback. The signal from the external compensation circuit connects to this pin. The PWM duty cycle is determined by comparing the signal on this pin and the internal current-sense signal.
4 IPK		Adjust peak current. Typically a resistor connects from this pin to the GND pin to program the current-limit level. The internal current source ( $50\mu A$ ) introduces voltage drop across the resistor, which determines the current limit level of pulse-by-pulse current limit.
5 HV		Startup. Typically, resistors in series with diodes from the AC line connect to this pin to supply internal bias and to charge the external capacitor connected between the VDD pin and the GND pin during startup. This pin is also used to sense the line voltage for brownout protection and AC line disconnection detection.
6		
7	Drain	SenseFET drain. This pin is designed to directly drive the transformer.
8		

## **Absolute Maximum Ratings**

Stresses exceeding the a bsolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
$V_{DRAIN}$	Drain Pin Voltage <sup>(5,6)</sup>			700	V
		FSB117H		4.0	
$I_{DM}$	Drain Current Pulsed <sup>(7)</sup>	FSB127H		8.0	Α
		FSB147H <sup>(9)</sup>		9.6	
		FSB117H		50	
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>(8)</sup>	FSB127H		140	mJ
		FSB147H		120	
$V_{DD}$	DC Supply Voltage			30	V
$V_{FB}$	FB Pin Input Voltage		-0.3	7.0	V
$V_{IPK}$	IPK Pin Input Voltage		-0.3	7.0	V
$V_{HV}$	HV Pin Input Voltage			700	V
$P_D$	Power Dissipation (T <sub>A</sub> <50°C)		1.5		W
TJ	Operating Junction Temperature		-40	Internally Limited <sup>(10)</sup>	°C
T <sub>STG</sub>	Storage Temperature Range		-55	+150	°C
TL	Lead Soldering Temperature (Wave	Soldering or IR, 10 Seconds)	\ \	+260	°C
	Electrostatic Discharge Capability,	Human Body Model: JESD22-A114	5.50		
ECD	All Pins Except HV Pin	Charged Device Model: JESD22-C101	2.00		10.7
ESD	Electrostatic Discharge Capability,	Human Body Model: JESD22-A114	3.00		kV
	All Pins Including HV Pin	Charged Device Model: JESD22-C101	1.25		

#### Notes:

- 5. All voltage values, except differential voltages, are given with respect to the network ground terminal.
- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- Non-repetitive rating: pulse width is limited by maximum junction temperature.
- 8. L=51mH, starting T<sub>J</sub>=25°C.
- 9. L=14mH, starting T<sub>J</sub>=25°C.
- 10. Internally limited by Over-Temperature Protection (OTP). Refer to  $T_{\text{OTP}}$ .

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol I	arameter	Min.	Max.	Unit
R <sub>HV</sub>	Resistor Connect to HV Pin for Full Range Input Detection	150	250	kΩ

## **Thermal Resistance Table**

	Symbol F	arameter	Тур.	Unit
Ī	θ <sub>JA</sub> Junctio n-to-Air Thermal Resistance		86	°C/W
	ψ <sub>JT</sub> Junction-to-Package Thermal Resistance <sup>(11)</sup>		20	°C/W

#### Note:

11. Measured on the package top surface.

# **Electrical Characteristics**

 $V_{DD}$ =15V,  $T_A$ =25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
SenseFE1	Γ Section <sup>(12)</sup>						
BV <sub>DSS</sub>	Drain-Source Breakdown Volta	ge	V <sub>DS</sub> =700V, V <sub>GS</sub> =0V 7	00			V
			V <sub>DS</sub> =700V, V <sub>GS</sub> =0V			50	
I <sub>DSS</sub>	Zero-Gate-Voltage Drain Currer	nt	V <sub>DS</sub> =560V, V <sub>GS</sub> =0V, T <sub>C</sub> =125°C			200	μA
		FSB117H	\/ =10\/ L =0.5A	8.8		11.0	
$R_{DS(ON)}$	Drain-Source On-State Resistance <sup>(13)</sup>	FSB127H	V <sub>GS</sub> =10V, I <sub>D</sub> =0.5A		6.0	7.2	Ω
	redictarios	FSB147H V	<sub>GS</sub> =10V, I <sub>D</sub> =2.5A		2.3	2.7	
		FSB117H		250		325	
$C_{\text{ISS}}$	Input Capacitance	FSB127H	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz		550	715	pF
		FSB147H	1 1111112		450	500	
	Output Capacitance	FSB117H	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz	25		33	pF
Coss		FSB127H			38	50	
		FSB147H			60	72	
		FSB117H	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz	10		15	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	FSB127H			17	26	
		FSB147H			7	21	
		FSB117H		12		34	
$t_{d(on)}$	Turn-On Delay	FSB127H	V <sub>DS</sub> =350V, I <sub>D</sub> =1.0A		20	50	ns
		FSB147H			12	35	
		FSB117H		4		18	
$t_r$	Rise Time	FSB127H	V <sub>DS</sub> =350V, I <sub>D</sub> =1.0A		15	40	ns
		FSB147H			20	50	
		FSB117H		30	R	70	
$t_{\text{d(off)}}$	Turn-Off Delay	FSB127H	V <sub>DS</sub> =350V, I <sub>D</sub> =1.0A	7	55	120	ns
		FSB147H		1/2	30	70	
		FSB117H		10		30	
$t_f$	Fall Time	FSB127H	V <sub>DS</sub> =350V, I <sub>D</sub> =1.0A		25	60	ns
		FSB147H			16	42	

Continued on the following page...

# **Electrical Characteristics** (Continued)

 $V_{DD}$ =15V,  $T_A$ =25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Control S	Section					
VDD Secti	on					
V <sub>DD-ON</sub>	UVLO Start Threshold Voltage		11	12	13	V
V <sub>DD-OFF1</sub>	UVLO Stop Threshold Voltage		5	6	7	V
V <sub>DD-OFF2</sub>	I <sub>DD-OLP</sub> Enable Threshold Voltage		8	9	10	V
$V_{\text{DD-OLP}}$	V <sub>DD</sub> Voltage Threshold for HV Startup Turn- On at Protection Mode	5		6	7	V
I <sub>DD-ST</sub>	Startup Supply Current	V <sub>DD-ON</sub> – 0.16V			30	μA
I <sub>DD-OP1</sub>	Operating Supply Current with Normal Switching Operation	V <sub>DD</sub> =15V, V <sub>FB</sub> =3V			3.8	mA
I <sub>DD-OP2</sub>	Operating Supply Current without Switching Operation	V <sub>DD</sub> =15V, V <sub>FB</sub> =1V			1.8	mA
I <sub>DD-OLP</sub>	Internal Sinking Current	V <sub>DD-OLP</sub> + 0.1V	30	60	90	μA
$V_{\text{DD-OVP}}$	V <sub>DD</sub> Over-Voltage Protection		27	28	29	V
t <sub>D-VDDOVP</sub>	V <sub>DD</sub> Over-Voltage Protection Debounce Time	70		140	210	μs
HV Sectio	n					
I <sub>HV</sub>	Supply Current Drawn from HV Pin	HV=120V <sub>DC</sub> , V <sub>DD</sub> =0V with 10μF	1.5		5.0	mA
I <sub>HV-LC</sub>	Leakage Current after Startup	HV=700V, V <sub>DD</sub> =V <sub>DD-OFF1</sub> +1V			10	μA
$V_{AC-ON}$	Brown-in Threshold Level (V <sub>DC</sub> )	DC Voltage Applied	105 11	0	115	V
V <sub>AC-OFF</sub>	Brownout Threshold Level (V <sub>DC</sub> )	to HV Pin Through 200kΩ Resistor		V <sub>AC-ON</sub> -10		V
t <sub>UVP</sub>	Brownout Protection Time		8.0	1.2	1.6	S
Oscillator	Section					
f <sub>OSC</sub>	Frequency in Nominal Mode	Center Frequency	94 100		106	kHz
IOSC		Hopping Range	±4.0	±6.0	±8.0	NI IZ
t <sub>HOP</sub>	Hopping Period <sup>(12)</sup>			20		ms
f <sub>OSC-G</sub>	Green-Mode Frequency		20 23	26	/-	kHz
$f_{DV}$	Frequency Variation vs. V <sub>DD</sub> Deviation	V <sub>DD</sub> =11V to 22V			5	%
$f_{DT}$	Frequency Variation vs. Temperature Deviation <sup>(12)</sup>	T <sub>A</sub> =-40 to 105°C			5	%

Continued on the following page...

# **Electrical Characteristics** (Continued)

 $V_{DD}$ =15V,  $T_A$ =25°C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Feedback	Input Section		•	•			
A <sub>V</sub>	Internal Voltage Dividing Factor of	FB Pin <sup>(12)</sup>		1/4.5 1/4	4.0 1/	3.5	V/V
Z <sub>FB</sub>	Pull-Up Impedance of FB Pin			15	21	27	kΩ
V <sub>FB-OPEN</sub>	FB Pin Pull-Up Voltage		FB Pin Open	5.2	5.4	5.6	٧
V <sub>FB-OLP</sub>	FB Voltage Threshold to Trigger C Protection	pen-Loop	4.3		4.6	4.9	٧
t <sub>D-OLP</sub>	Delay of FB Pin Open-Loop Protect	ction		46	56	66	ms
V <sub>FB-N</sub>	FB Voltage Threshold to Exit Gree	n Mode	V <sub>FB</sub> is Rising	2.4	2.6	2.8	V
V <sub>FB-G</sub>	FB Voltage Threshold to enter Gre	en Mode	V <sub>FB</sub> is Falling		V <sub>FB-N</sub> -0.2		V
V <sub>FB-ZDC</sub>	FB Voltage Threshold to Enter Zer State	o-Duty	V <sub>FB</sub> is Falling	1.95 2.0	)5 2.°	15 V	
V <sub>FB-ZDCR</sub>	FB Voltage Threshold to Exit Zero	-Duty State	V <sub>FB</sub> is Rising		V <sub>FB-ZDC</sub> +0.1		V
IPK Pin Se	ection						
V <sub>IPK-OPEN</sub>	IPK Pin Open Voltage			3.0 3.5		4.0	V
V <sub>IPK-H</sub>	Internal Upper Clamping Voltage of	of IPK Pin				3 <sup>(12)</sup>	V
$V_{IPK-L}$	Internal Lower Clamping Voltage of	of IPK Pin		1.5 <sup>(12)</sup>			V
I <sub>PK</sub>	Internal Current Source of IPK Pin		T <sub>A</sub> =-40 to 105°C, V <sub>IPK</sub> =2.25V	45 50		55	μA
	Current L imit PI ateau when I PK	FSB117H	V <sub>IPK</sub> =3V, Duty>40%	0.72 0.8	0.80 0.88		
I <sub>LMT-FL-H</sub>	Pin Voltage is Internally Clamped	FSB127H		0.90	1.00	1.10	Α
	to Upper Limit	FSB147H	Duty>40 /6	1.35	1.50	1.65	
		FSB117H			I <sub>LMT-FL-H</sub> -0.20		
I <sub>LMT-VA-H</sub>	Initial Current Limit when I <sub>PK</sub> Pin Voltage is Internall y Clamped to Upper Limit	FSB127H	V <sub>IPK</sub> =3V, Duty=0%		I <sub>LMT-FL-H</sub> -0.25		Α
	Оррег Ентис	FSB147H			I <sub>LMT-FL-H</sub> - 0.37	17	
	Current L imit PI ateau when I PK	FSB117H		0.36 0.4	10 0.4	14	
I <sub>LMT-FL-L</sub>	Pin Voltage is Internally Clamped	FSB127H	V <sub>IPK</sub> =1.5V, Duty>40%	0.45 0.5	50 0.5	55	Α
	to Lower Limit	FSB147H	Duty-40 /0	0.67	0.75	0.83	
		FSB117H			I <sub>LMT-FL-L</sub> -0.10		
I <sub>LMT-VA-L</sub>	Initial Current Limit when I <sub>PK</sub> Pin Voltage is Internall y Clamped to Lower Limit	FSB127H	V <sub>IPK</sub> =1.5V, Duty=0%		I <sub>LMT-FL-L</sub> -0.12	6	Α
		FSB147H			I <sub>LMT-FL-L</sub> - 0.18	U	$\mathcal{O}$

Continued on the following page...

# **Electrical Characteristics** (Continued)

 $V_{\text{DD}}$ =15V,  $T_{\text{A}}$ =25°C unless otherwise specified.

Symbol P	arameter	Condition	Min.	Тур.	Max.	Unit		
Current-Sens	Current-Sense Section <sup>(14)</sup>							
t <sub>PD</sub>	Current Limit Turn-Off Delay			100	200	ns		
t <sub>LEB</sub> Lea	t <sub>LEB</sub> Lea ding-Edge Blanking Time		230	280	330	ns		
t <sub>SS</sub> Soft-	Start Time <sup>(12)</sup>			5		ms		
GATE Section	on <sup>(14)</sup>							
DCY <sub>MAX</sub>	Maximum Duty Cycle		70			%		
Over-Tempe	Over-Temperature Protection Section (OTP)							
T <sub>OTP</sub>	Junction Temperature to trigger OTP <sup>(12)</sup>		135	142	150	°C		
$\Delta T_{OTP} H$	ysteresis of OTP <sup>(12)</sup>			25		°C		

## Notes:

- 12. Guaranteed by design; not 100% tested in production.
- 13. Pulse test: pulse width  $\leq$  300µs, duty  $\leq$  2%.
- 14. These parameters, although guaranteed, are tested in wafer-sort process.

# **Typical Characteristics**




Figure 4. V<sub>DD-ON</sub> vs. Temperature




Figure 6. V<sub>DD-OFF2</sub> vs. Temperature




Figure 8. V<sub>DD-LH</sub> vs. Temperature




Figure 10. V<sub>AC-ON</sub> vs. Temperature




Figure 5. V<sub>DD-OFF1</sub> vs. Temperature




Figure 7. V<sub>DD-OVP</sub> vs. Temperature




Figure 9. IDD-OP1 vs. Temperature




Figure 11. V<sub>AC-ON</sub> – V<sub>AC-OFF</sub> vs. Temperature

# **Typical Characteristics**




Figure 12. V<sub>FB-OPEN</sub> vs. Temperature




Figure 14. Z<sub>FB</sub> vs. Temperature




Figure 16. fosc vs. Temperature




Figure 13. V<sub>FB-OLP</sub> vs. Temperature




Figure 15. IPK vs. Temperature




Figure 17. fosc-g vs. Temperature

# **Functional Description**

## **Startup Operation**

The HV pin is typically connected to the AC line input through two external diodes and one resistor (R  $_{\rm HV}$ ), as shown in F igure 18. When the AC line voltage is applied, the V  $_{\rm DD}$  hold-up capacitor is charged by the line voltage throungh the diodes and resistor. After V  $_{\rm DD}$  voltage reaches the turn-on threshold voltage (V  $_{\rm DD-ON}$ ), the startup circuit charging V  $_{\rm DD}$  capacitor is switched off and V  $_{\rm DD}$  is supplied by the auxiliary winding of the transformer. Once the F SB-series starts, it continues operation until V  $_{\rm DD}$  drops be low 6V (V  $_{\rm DD-OFF1}$ ). The IC startup time with a given AC line input voltage is:

$$tR_{TARTUP} = HV C_{DD} \cdot \ln \frac{V_{AC-IN} \cdot \frac{2\sqrt{2}}{\pi}}{V_{AC-IN} \cdot \frac{2\sqrt{2}}{\pi} V_{DD ON}}$$
(1)




Figure 18. Startup Circuit

## **Brown-in/out Function**

The HV pin c and etect the AC lin e voltage using a switched volt age divider t hat cons ists of e xternal resistor ( $R_{HV}$ ) and inter nal resistor ( $R_{LS}$ ), as sho wn in Figure 18. The internal line sensing circuit detects the real RMS value of the line voltage using sampling circuit and peak det ection c ircuit. Since the voltage divider causes power consumption when it is s witched on, the switching is driven by a signal with a very narrow pulse width to minimize power loss. The sampling frequency is adaptively changed according to the load condition to minimize the power consumption in light-load condition.

Based on the d etected li ne vo ltage, b rown-in and brownout thresholds are determined. Since the internal resistor ( $R_{LS}$ ) of the voltage divider is much smaller than  $R_{HV}$ , the thresholds are given as:

$$V_{BROWN-IN}(RMS) = \frac{R_{HV}}{200k} \frac{V_{AC-ON}}{\sqrt{2}}$$
 (2)

$$V_{BROWN-OUT}(RMS) = \frac{R_{HV}}{200k} \frac{V_{AC-OFF}}{\sqrt{2}}$$
 (3)

## **PWM Control**

The FSB-series emplo ys current-mo de control, as shown in Figure 19. An opto-could pler (sluch as the H11A817A) and shunt regulator (such as the KA431) are typically us ed to implement the feedback kinet work. Comparing the feedback voltage with the voltage across the Risense resistor makes it possible to control the switching duty cycle. A synchronized positive slope is added to the SenseFET current information to guarantee stable current-mode control over a wide range of in put voltage. The built-in slope compensation stabilizes the current loop and prevents sub-harmonic oscillation.




Figure 19. Current Mode Control

## Soft-Start

The FSB-series has an internal s oft-start circuit that progressively i ncreases the pulse-by-pulse current limit level of MOSF ET during start up to establis h the correct working conditions for transformers and cap acitors, as shown in Figure 20. The current limit levels have nine steps, as shown in Figure 21. This prevents transformer saturation and reduces stress on the secondary diode during startup.




Figure 20. Soft-Start and Current-Limit Circuit




Figure 21. Current Limit Variation During Soft-Start

## Adjustable Peak Current Limit & H/L Line Compensation for Constant Power Limit

To make the limited output power constant regardless of the line voltage e condition, a speciae I current-limit profile with sample and hold is us ed (as sho wn in Figure 22). The current-limit level is s ampled and held at the fall ing edge of g ate drive si gnal as sho wn in Figure 23. Then, the sampled current limit level is used witching c ycle. The sample-an d-hold for the next s function prev ents sub-harmo nic oscill ation in currentmode control.

The current-limit level incr eases as the dut y c ycle increases, which reduces the current limit as dut y cycle decreases. This allows lower current-limit level for highline vo ltage conditi on where the dut y c ycle is smalle r than that of low line. Therefore, the limite d maxim um output power can remain constant even for a wide input voltage range.

The peak current limit is pro grammable using a resistor on the IPK pin. The internal current 50µA source for the IPK pin generates voltage drop across the resistor. The voltage of the IPK pin determines the current-limit level. Since the upper and lower clamping voltage of the IP K pin are 3V a nd 1.5V, respective ly, the suggeste d resistor value is from  $30k\Omega$  to  $60k\Omega$ .




Figure 22. I<sub>LMT</sub> vs. PWM Turn-On Time




Figure 23. Current Limit Variation with Duty Cycle

## mWSaver™ Technology

## Ax-CAP<sup>™</sup> to Remove X-Cap Discharge Resistor

The EMI filter in the front end of the s witched mode power sup ply typically includes a cap acitor across the AC line con nector, as sho wn in F igure 24. Most of the safety regulations, such as UL 1950 and IEC61010-1, require the capacitor be discharged to a safe level within a give n time after unpl ugged from the po wer o utlet. Typically a di scharge resist er across the capacit or is used to e nsure the cap acitor is dischar ged natur ally, which h owever introduces power loss of the po supply. As power level increases, the EMI filter capacitor tends to increase, requiring a smaller discharge resistor to maintain same discharge time. This typically results in more power dissipation in high-power applications. The innovative Ax-CAP™ technology intelligently discharges the filter cap acitor only when the power supply is unplugged from the p ower outlet. Since the A x-CAP  $^{\text{TM}}$ discharge circ uit is disable d in normal op eration, the power loss in the EMI filter size can be virtually removed.




Figure 24. AX-Cap™ Circuit

#### **Green Mode**

The F SB-series modu lates t he PW M freq uency as a function of FB voltage, as shown in Figure 25. Since the output power is proportional to the FB voltage in currentmode control, the switching frequency decreases as load decreases. In heav y-load conditions, the s witching frequency is 1 00kHz. Once V FB decreases below V FB-N (2.6V), the PW M frequency linearly d ecreases from 100kHz to 23kHz to reduce switching losses at light-load condition. As V<sub>FB</sub> decreases to V<sub>FB-G</sub> (2.4V), the switching frequency is fixed at 23kHz.

As V<sub>FB</sub> falls be low V<sub>FB-ZDC</sub> (2.1V), the F SB-series enters Burst Mode oper ation, where PW M sw itching is disabled. Then, the output voltage starts to drop, causing the feedback voltage to rise. Once V FB rises above V FB-ZDCR, switching resumes. Burst Mode alternately enables and disables switching, thereby reducing switching loss to reduce power consumption, as shown in Figure 26.




Figure 25.




Figure 26. Burst-Mode Operation

## **Protections**

The F SB-series provi des protection fun ction, that include Overload / Open- Loop Protection (OLP), Over-Voltage Prote ction (OVP), and Over-T emperature Protection (OT P). All the protections are implemented as Auto-Restart Mode. Once the fault cond ition is detected, switching is terminated and the SenseF ET remains off. This causes V  $_{\rm DD}$  to fall. When V  $_{\rm DD}$  falls to 6V, the protection is reset and HV startup circuit charges  $V_{\rm DD}$  up to 12V voltage, allowing re-startup.

## Open-Loop / Overload Protection (OLP)

Because of the pulse-by-pulse current-limit capa bility, the maximum peak current through the SenseFET is limited and maximum in put power is limited. If the output consumes more than the limited maximum power, the output voltage (Vo) drops below the set voltage. Then the current through the opto-coupler LED and the transistor become virtually zero and FB voltage is pulled HIGH as shown in Figure 27. If feedback voltage is above 4.6V for longer than 56ms, OLP is triggered. This protection is also triggered when the feedback loop is open due to a soldering defect.




Figure 27. OLP Operation

### **V<sub>DD</sub> Over-Voltage Protection (OVP)**

If the secondary-side feedback circuit malfunctions or a solder defect c auses an opening in the feed back path, the current through the opto-coupler transistor becomes virtually z ero. T hen feedback voltage c limbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the break down of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. Since Vpp voltage


is proportional to the output voltage by the transformer coupling, the over voltage of output is indirectly detected using V  $_{\rm DD}$  voltage. The O VP i s tr iggered when V  $_{\rm DD}$  voltage reaches 28V. Debounce time (typically 150 $\mu$ s) is applied to prevent false triggering by switching noise.

## **Over-Temperature Protection (OTP)**

The SenseFET and the cont rol IC are integrated in one package. This makes it easy for the control IC to detect the abnormal over temperature of the Sen seFET. If the temperature exceeds approximately 140°C, the OT P is triggered and the MOSFE T remains off. When the junction temp erature dro ps b y 25°C f rom OT P temperature, the FSB-series resumes normal operation.

### **Two-Level UVLO**

Since all the protections of the F SB-series are autorestart, the po wer su pply r epeats shutdo wn and restartup unti I the fault condition is removed. FSB-series has two-level UVLO, which is enabled when protection is triggered, to d elay the re-startup by slowing down the discharge of V<sub>DD</sub>. This effectively reduces the input power of the power supply during the fault conditio n, minimizing the voltage/curre nt stress of the s witching devices. Figure 28 sh ows the normal UVL O operation and two-step UVLO oper ation. When V DD drops to 6V without trigger ing the protection, PW M stops switching and V DD is c harged u p b y the HV star tup circuit. Meanwhile, when the protection is triggered, FSB-series has a different V<sub>DD</sub> discharge profile. Once the protection is triggered, the IC stops switching and V<sub>DD</sub> drops. When V<sub>DD</sub> dro ps to 9V, the op erating curr ent be comes ver y small a nd V DD is slo wly d ischarged. W hen V DD is naturally discharged down to 6V, the protection is reset and V<sub>DD</sub> is ch arged up by the HV startu p circuit. Once V<sub>DD</sub> reaches 12V, the IC resumes switching operation.



# **Typical Application Circuit**

Application	Fairchild Devices	Input Voltage Range	Output
Standby Auxiliary Power	FSB127H	85V <sub>AC</sub> ~ 265V <sub>AC</sub>	5V/3.2A




Figure 29. Schematic of Typical Application Circuit

# **Typical Application Circuit** (Continued)

# **Transformer Specification**

Core: El 22Bobbin: El 22




Figure 30. Transformer Specification

Pin		$(\textbf{S} \rightarrow \textbf{F})$	Wire	Turns	Winding Method			
Na		4 → 5	0.15φ×1	12	Solenoid Winding			
Insulation: Polyester Tape t = 0.025mm, 1-Layer								
N <sub>p</sub> /2		3 → 2	0.27φ×1	31	Solenoid Winding			
Insulation: F	Polyester	Tape t = 0.025mm	, 2-Layer					
N <sub>5V</sub>		6 → 10	0.55φ×2	5	Solenoid Winding			
Insulation: F	Polyester	Tape t = 0.025mm	, 2-Layer					
$N_p/2$ $2 \rightarrow 1$ $0.27 \phi \times 1$ $31$ Solenoid Winding								
Insulation: F	Polyester	Tape t = 0.025mm	, 2-Layer					

Pin		Specification	Remark
Primary-Side Inductance	1-3	900μH ±10%	100kHz, 1V
Primary-Side Effective Leakage	1-3	< 30μH Maximum	Short All Other Pins

# **Physical Dimensions** 0.400 10.160 0.355 9.017 5 PIN 1 INDICATOR 0.280 **7**.112 0.240 6.096 0.015 [0.389] GAGE PLANE HALF LEAD 4X **FULL LEAD 4X** 0.005 [0.126] 0.005 [0.126] MIN 0.325 **8**.263 **7**.628 MAX 0.210 [5.334] **SEATING PLANE** 0.150 3.811 0.115 2.922 MIN 0.015 [0.381] 0.100 [2.540] 0.300 [7.618] 0.045 **1**.144 0.030 0.763 0.430 [10.922] $\mathsf{MAX}$ 0.070 [1.778] 4X 0.045 [1.143] ⊕ 0.10M C NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA B) CONTROLING DIMS ARE IN INCHES C) DI MENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1982 E) DRAWING FILENAME AND REVSION: MKT-N08MREV1.

Figure 31. 8-Pin, Dual In-Line Package (DIP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Packagespecifications do not expand the tems of Fairchilds worldwide tems and conditions specifically the warranty therein, which covers Fairchild products.

Always visit Fairaltd Semiconductors online packaging area for the most recent package dawings: http://www.fairchildsemicom/packaging/



#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAPTM\* BitSiC™ Build it Now™ CorePLUS™ CorePOWER™

Gmax™ GTO™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED®

Dual Cool™ EcoSPARK® EfficientMax™ **ESBC™** 18

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™ FETBench™ FlashWriter®\*

F-PFS" FRFET®

Global Power Resource<sup>SM</sup> GreenBridge™ Green FPS™ Green FPS™ e-Series™

IntelliMAX™ ISOPLANAR™

Making Small Speakers Sound Louder and Better

MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ Miller Drive™ MotionMax™ Motion-SPM™ mWSaver™ OptoHiT™ OPTOLOGIC®

OPTOPLANAR®

PowerTrench® PowerXS<sup>T</sup>

Programmable Active Droop™

OFET OSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™ Solutions for Your Success™ SPM®

STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™ SYSTEM GENERAL®\* The Power Franchise®

wer franchis TinyBoost™

TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ Tran SiC™ TriFault Detect™ TRUECURRENT®\* μSerDes™

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

FPST

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.  The datasheet is for reference information only.

Rev. 161

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.