

nRF51 Series Reference Manual

Version 2.0b

The nRF51 series offers a range of ultra-low power System on Chip solutions for your 2.4 GHz wireless products. With the nRF51 series you have a diverse selection of devices including those with embedded *Bluetooth*[®] low energy and/or ANT[™] protocol stacks as well as open devices enabling you to develop your own proprietary wireless stack and ecosystem.

The nRF51 series combines Nordic Semiconductor's leading 2.4 GHz transceiver technology with a powerful but low power ARM[®] Cortex[™]-M0 core, a range of peripherals and memory options. The pin and code compatible devices of the nRF51 series offer you the most flexible platform for all your 2.4 GHz wireless applications.



Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Life support applications

Nordic Semiconductor's products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

Contact details

For your nearest dealer, please see http://www.nordicsemi.com. Information regarding product updates, downloads, and technical support can be accessed through your My Page account on our homepage.

 Main office:
 Otto Nielsens veg 12 7052 Trondheim Norway

 Phone: +47 72 89 89 00 Fax:
 +47 72 89 89 90 +47 72 89 89 89
 Mailing address: Nordic Semiconductor P.O. Box 2336 7004 Trondheim Norway



Revision History

Date	Version	Description
July 2013	2.0b	 Updated section 16.1.5 on page 71. Minor updates were made to clarify cross-references and so on.
May 2013	2.0a	• Limited release with new UART, NVM, pre-programmed channels, bit counter, SPI slave, and LPCOMP content.
March 2013	1.1	 Updated DC/DC converter setup description in <i>section 11.1.1.1 on page 36</i>. Updated values in <i>section 16.1.8 on page 72</i>.
January 2013	1.0	First release



1 About this document

This reference manual is a functional description of all the modules and peripherals supported by the nRF51 series and subsequently, is a common document for all nRF51 System on Chip (SoC) devices.

Note: nRF51 SoC devices may not support all the modules and peripherals described in this document and some of their implemented modules may have a reduced feature set. Please refer to the individual nRF51 device product specification for details on the supported feature set, electrical and mechanical specifications, and application specific information.

1.1 Writing conventions

This Reference Manual follows a set of typographic rules to ensure that the document is consistent and easy to read. The following writing conventions are used:

- Command and event names, and bit state conditions are written in Lucida Console.
- Pin names and pin signal conditions are written in Consolas.
- File names and User Interface components are written in **bold**.
- Internal cross references are italicized and written in semi-bold.
- Placeholders for parameters are written in *italic regular font*. For example, a syntax description of SetChannelPeriod will be written as: SetChannelPeriod(*ChannelNumber*, *MessagingPeriod*).
- Fixed parameters are written in regular text font. For example, a syntax description of SetChannelPeriod will be written as: SetChannelPeriod (0, Period).

1.1.1 Peripheral naming and abbreviations

Every peripheral has a unique name or an abbreviation constructed by a single word, e.g. TIMER. This name is indicated in parentheses in the peripheral chapter heading. This name will be used in CMSIS to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMER0. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

Page 3 of 187



1.1.2 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three rows, which are shaded blue, describe the position and size of the different fields in the register. The following rows, beginning with the row shaded green, describes the fields in more detail.

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	13	2	1	0
ID (Field	ID)		0	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A A	۱A	A	A	A
Reset va	lue		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptio	on																				6			
A RW							Re	egist	ter v	vith	a si	ngle	e fie	ld w	vitho	out e	enui	mer	ateo	d val	ues												

Table 1 Example of a register table with a single field

1.1.2.1 Fields and values

The ID (Field ID) row specifies which bits that belong to the different fields in the register.

The **ID** (**Field ID**) may also specify constants. '1' in this row means that the associated bit is read as '1' and must be written as '1'. Similarly, '0' means that the associated bit is read as '0' and must be written as '0'. A "-" means that the field is reserved and that it is read as undefined and must be written as '0' to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column.

If a field has enumerated values, then every value will be identified with a unique value ID in the **Value ID** column. Single-bit bit-fields may however omit the "Value ID" when values can be substituted with a Boolean type enumerator range, for example, True, False; Disable, Enable, and On, Off, and so on.

The Value column can be populated in the following ways:

- Individual enumerated values, for example, 1, 3, 9.
- Range values, e.g. [0.4], that is, all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

Page 4 of 187



C're

<

If two or more fields are closely related, the value ID, value, and description may be omitted for all but the first field. Subsequent fields will indicate inheritance with ".".

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 3	21	0	
ID	(Field	ID)		0	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F	Е	D	c	-	-	-	-	В	В	В	В	A /	۹ A	A	
Re	set va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	
ID	RW	Field	Value ID	Va	lue			De	scri	ptic	on																								
А	RW	RANGE		[0)15]		Ra	inge	e de	scrip	otior	n us	es t	his s	ynta	x																		
В	RW	ENUM						Fie	elds	wit	h en	um	erat	ed ۱	/alue	es ar	e de	escri	ibec	llike	e thi	s													
			ENUMA	0				Fir	rst e	nun	nera	ted	valu	le																					
			ENUMB	4				Se	con	id ei	num	erat	ted v	valu	ie																				
			ENUMC	15	5			Th	ird	enu	mer	atec	l va	lue																					
C	RW	IMP0							-	ter fo que						th ir	npli	cit e	enur	nera	atec	l val	ues	, act	ing	as	pai	rent	t fc	or					
				0				Di	sab	le														9											
				1				En	abl	e																									
D	RW	IMP1																																	
Е	RW	IMP2																																	
F	RW	IMP3																																	

 Table 2 Example of a register table with multiple fields



2 System overview


The nRF51 series of System on Chip (SoC) devices embed a powerful yet low power ARM[®] Cortex[™]-M0 processor with our industry leading 2.4 GHz RF transceivers. In combination with the very flexible orthogonal power management system and a Programmable Peripheral Interconnect (PPI) event system, the nRF51 series enables you to make ultra-low power wireless solutions.

The nRF51 series offers pin compatible device options for *Bluetooth* low energy, proprietary 2.4 GHz, and ANT[™] solutions giving you the freedom to develop your wireless system using the technology that suits your application the best. Our unique memory and hardware resource protection system allows you to develop applications on devices with embedded protocol stacks running on the same processor without any need to link in the stack or strenuous testing to avoid application and stack from interfering with each other.



2.1 Block diagram

Figure 1 illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.





2.2 System blocks

2.2.1 ARM[®] Cortex[™]-M0

A low power ARM[®] Cortex[™]-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM[®] Cortex[™]-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2[®] technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM[®] Cortex[™]-M0 CPU makes program execution simple and highly efficient.

The ARM[®] Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM[®] Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM[®] Cortex-M3 based devices.

2.2.2 2.4 GHz radio

The nRF51 series ultra-low power 2.4 GHz GFSK RF transceiver is designed and optimized to operate in the worldwide ISM frequency band at 2.400 GHz to 2.4835 GHz. Configurable radio modulation modes and packet structure makes the transceiver interoperable with *Bluetooth* low energy (BLE), ANT[™], Gazell, Enhanced Shockburst[™], and a range of other 2.4 GHz protocol implementations.

The transceiver receives and transmits data directly to and from system memory. It is stored in clear text even when encryption is enabled, so packet data management is flexible and efficient.

2.2.3 Power management

The nRF51 series power management system is orthogonal and highly flexible with only simple ON or OFF modes governing a whole device. In System OFF mode, everything is powered down but sections of the RAM can be retained. The device state can be changed to System ON through reset or wake up from all GPIOs. When in System ON mode, all functional blocks are accessible with each functional block remaining in IDLE mode and only entering RUN mode when required.

2.2.4 PPI system

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events without use of the CPU. The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another. A task is connected to an event through a PPI channel.

2.2.5 Debugger support

The 2 pin Serial Wire Debug interface (provided as a part of the Debug Access Port, DAP) offers in conjunction with the Basic Branch Buffer (BBB) a flexible and powerful mechanism for non-intrusive program code debugging. This includes adding breakpoints in the code, performing single stepping, and capturing instruction trace of parts of the code execution flow.



3 CPU


A low power ARM[®] Cortex[™]-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM[®] Cortex[™]-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2[®] technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM[®] Cortex[™]-M0 CPU makes program execution simple and highly efficient.

The ARM[®] Cortex[™] Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM[®] Cortex[™]-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM[®] Cortex[™]-M3 based devices.

For further information on the embedded ARM[®] Cortex[™]-M0 CPU, please refer to www.arm.com/products/ processors/cortex-m/cortex-m0.php.



4 Memory



4.1 Functional description

All memory blocks and registers in the nRF51 series are placed in a common memory map.

4.1.1 Memory categories

There are three main categories of memory:

- Code memory
- Random Access Memory (RAM)
- Peripheral registers (PER)

In addition, there is one information block (FICR) containing read only parameters describing configuration details of the device and another information block (UICR) that can be configured by the user.



4.1.2 Memory types

The various memory categories can have one of the following memory types:

- Volatile memory (VM)
- Non-volatile memory (NVM)

Volatile memory is a type of memory that will lose its contents when the chip loses power. This memory type can be read/written an unlimited number of times by the CPU.

Non-volatile memory is a type of memory that can retain stored information even when the chip loses power. This memory type can be read an unlimited number of times by the CPU, but have restrictions on the number of times it can be written and also on how it can be written. Writing to non-volatile memory is managed by the Non Volatile Memory Controller (NVMC).

4.1.3 Code memory

The code memory is normally used for storing the program run by the CPU, but can also be used for storing data constants that are retained when the chip loses power.

The code memory is non-volatile.

4.1.4 Random Access Memory (RAM)

RAM is normally used by the CPU program for temporary data storage, but it is also possible to run a CPU program from RAM.

The RAM is volatile and always loses its contents when the chip loses power. The RAM may also lose its contents when entering System OFF power saving mode. Whether the RAM contents are lost in System OFF power saving mode is dependent on the settings in the RAMON register in the POWER peripheral.

The RAM size may vary between different devices.

The RAM is located from address 0x20000000.

4.1.5 Peripheral registers

The peripheral registers are registers used for interfacing to peripheral units such as timers, the radio, the ADC, and so on.



4.2 Instantiation

The nRF51 series peripheral instantiation is shown in the table below.

ID Ba	se address	Peripheral	Instance	Description
0	0x40000000	POWER	POWER	Power control
0	0x40000000	CLOCK	CLOCK	Clock control
1	0x40001000	RADIO	RADIO	2.4 GHz Radio
2	0x40002000	UART	UART0	Universal Asynchronous Receiver/Transmitter 0
3	0x40003000	SPI	SPI0	Serial Peripheral Interface
3	0x40003000	TWI	TWIO	I2C compatible Two-Wire Interface
4	0x40004000	SPI	SPI1	Serial Peripheral Interface
4	0x40004000	TWI	TWI1	I ² C compatible Two-Wire Interface 1
4	0x40004000	SPIS	SPIS1	SPI slave
6	0x40006000	GPIOTE	GPIOTE	GPIO Tasks and Events
7	0x40007000	ADC	ADC	Analog-to-Digital Converter
8	0x40008000	TIMER	TIMERO	Timer/counter 0
9	0x40009000	TIMER	TIMER1	Timer/counter 1
10	0x4000A000	TIMER	TIMER2	Timer/counter 2
11	0x4000B000	RTC	RTC0	Real Time Counter 0
12	0x4000C000	TEMP	TEMP	Temperature sensor
13	0x4000D000	RNG	RNG	Random number generator
14	0x4000E000	ECB	ECB	Crypto ECB
15	0x4000F000	ССМ	ССМ	AES CCM mode encryption
15	0x4000F000	AAR	AAR	Accelerated Address Resolver
16	0x40010000	WDT	WDT	Watchdog timer
17	0x40011000	RTC	RTC1	Real Time Counter 1
18	0x40012000	QDEC	QDEC	Quadrature Decoder
19	0x40013000	LPCOMP	LPCOMP	Low power comparator
20				
		O		
29				
	0x4001E000		NVMC	Non-volatile memory controller
	0x4001F000	PPI	PPI	Programmable Peripheral Interconnect
	0x5000000	GPIO	PO	General purpose input and output
	0x10000000		FICR	Factory Information Configuration Registers
NA	0x10001000	UICR	UICR	User Information Configuration Registers
3			Table 3 Pe	ripheral instantiation



5 Non-Volatile Memory Controller (NVMC)

The Non-volatile Memory Controller (NVMC) is used for writing and erasing Non-volatile Memory (NVM).

Before a write can be performed the NVM must be enabled for writing in CONFIG.WEN. Similarly, before an erase can be performed the NVM must be enabled for erasing in CONFIG.EEN. The user must make sure that writing and erasing is not enabled at the same time, failing to do so may result in unpredictable behavior.

5.1 Functional description

5.1.1 Writing to the NVM

When writing is enabled, the NVM is written by writing a word to a word aligned address in the CODE or UICR. The NVMC is only able to write bits in the NVM that are erased, that is, set to '1'.

The time it takes to write a word to the NVM is specified by t_{WRITE} in the product specification. The CPU is halted while the NVMC is writing to the NVM.

5.1.2 Writing to User Information Configuration Registers

UICR registers are written as ordinary non-volatile memory. After the UICR has been written, the new UICR configuration will only take effect after a reset.

5.1.3 Erasing User Information Configuration Registers

There are two registers that can be used for erasing the UICR, the ERASEALL and the ERASEUICR. When readback protection is configured, writing the ERASEUICR register only has an effect when the entire region 1 of code memory is erased (all '1's).

The time it takes to perform an ERASEUICR command is specified by t_{PAGEERASE} in the product specification. The CPU is halted while the NVMC performs the erase operation.

5.1.4 Erase all

When erase is enabled, the whole CODE and UICR can be erased in one operation by using the ERASEALL register. ERASEALL will not erase the Factory Information Configuration Registers (FICR).

The time it takes to perform an ERASEALL operation is specified by t_{ERASEALL} in the product specification. The CPU is halted while the NVMC performs the erase operation.

5.1.5 Erasing a page in code region 1

When erase is enabled, the NVM can be erased page by page using the ERASEPAGE register or the ERASEPCR1 register. After erasing a NVM page all bits in the page are set to '1'. The time it takes to erase a page is specified by t_{PAGEERASE} in the product specification. The CPU is halted while the NVMC performs the erase operation.

5.1.6 Erasing a page in code region 0

ERASEPCR0 is used to erase a page in code region 0. The ERASEPCR0 register can only be accessed from a program running in code region 0.



To enable non-volatile storage for program running in code region 0, it is possible for this program to erase and re-write any code page it designates for this purpose within code region 0. The ERASEPCR0 can be used for this purpose. The ERASEPCR0 register has a restriction on its use, enforced by the MPU, where only code running from code region 0 can write to it. It is possible for a program running from code region 0 to erase a page in code region 1 using ERASEPCR1.

The time it takes to erase a page is specified by $t_{PAGEFRASE}$ in the product specification.

5.1.7 Availability of erase operations based on presence of pre-programmed factory code

To enable independent readback protection of code region 0 and code region 1, and to ensure that a developer cannot erase factory-programmed code from region 0, the ERASEALL and ERASEUICR registers are not always available. The following table shows when the registers can and cannot be used. When a register is disabled, attempting to write it will have no effect.

FICR.PPFC ¹	Available operations	Unavailable registers
0XFF (Pre-programmed code not present)	ERASEALL	ERASEUICR
0x00 (Pre-programmed code present)	ERASEUICR	ERASEALL

1. See *chapter 6 on page 17* for details.

Table 4 Available erase operations dependent on presence of pre-programmed factory code

5.2 Registers

RegisterOffsetDescriptionREGISTERSREADY0x400Ready flagCONFIG0x504Configuration registerERASEPAGE0x508Register for erasing a page in code region 1ERASEPCR10x508Register for erasing a page in code region 1. Equivalent to ERASEPAGE.ERASEPCR00x510Register for erasing a page in code region 0ERASEALL0x502Register for erasing all non-volatile user memoryERASEUICR0x514Register for erasing User Information Configuration Registers			
READY0x400Ready flagCONFIG0x504Configuration registerERASEPAGE0x508Register for erasing a page in code region 1ERASEPCR10x508Register for erasing a page in code region 1. Equivalent to ERASEPAGE.ERASEPCR00x510Register for erasing a page in code region 0ERASEALL0x50CRegister for erasing all non-volatile user memoryERASEUICR0x514Register for erasing User Information Configuration Registers	Register	Offset	Description
CONFIG0x504Configuration registerERASEPAGE0x508Register for erasing a page in code region 1ERASEPCR10x508Register for erasing a page in code region 1. Equivalent to ERASEPAGE.ERASEPCR00x510Register for erasing a page in code region 0ERASEALL0x50CRegister for erasing all non-volatile user memoryERASEUICR0x514Register for erasing User Information Configuration Registers	REGISTERS		
ERASEPAGE0x508Register for erasing a page in code region 1ERASEPCR10x508Register for erasing a page in code region 1. Equivalent to ERASEPAGE.ERASEPCR00x510Register for erasing a page in code region 0ERASEALL0x50CRegister for erasing all non-volatile user memoryERASEUICR0x514Register for erasing User Information Configuration Registers	READY	0x400	Ready flag
ERASEPCR10x508Register for erasing a page in code region 1. Equivalent to ERASEPAGE.ERASEPCR00x510Register for erasing a page in code region 0ERASEALL0x50CRegister for erasing all non-volatile user memoryERASEUICR0x514Register for erasing User Information Configuration Registers	CONFIG	0x504	Configuration register
ERASEPCR00x510Register for erasing a page in code region 0ERASEALL0x50CRegister for erasing all non-volatile user memoryERASEUICR0x514Register for erasing User Information Configuration Registers	ERASEPAGE	0x508	Register for erasing a page in code region 1
ERASEALL0x50CRegister for erasing all non-volatile user memoryERASEUICR0x514Register for erasing User Information Configuration Registers	ERASEPCR1	0x508	Register for erasing a page in code region 1. Equivalent to ERASEPAGE.
ERASEUICR 0x514 Register for erasing User Information Configuration Registers	ERASEPCRO	0x510	Register for erasing a page in code region 0
	ERASEALL	0x50C	Register for erasing all non-volatile user memory
Table 5 Register overview	ERASEUICR	0x514	Register for erasing User Information Configuration Registers
	0		Table 5 Register overview



5.2.1 READY

Bit number		31	1 30	29	28	3 23	720	5 2!	5 24	1 23	3 22	2 21	20	19	18	3 17	16	5 15	14	13	12	11	10	9	8	7	6 !	5 4	43	2	2 1	0	
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				-	-	A	
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0	0) (0	
ID RW Field	Value ID	Va	alue	!		D	esci	ipti	on																								
A R																																	
		0				Ν	IVM	C is	bus	y (o	n-go	oing	wri	te o	r er	ase	ope	ratio	on).														
		1				Ν	IVM	C is	read	dy.																							

5.2.2 CONFIG

Bit num	ber		31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 0	8	7	6	5	4	3	2	1 (D
ID (Field	d ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	-	-	-	-	-	A	A
Reset va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (D
ID RW	Field	Value ID	Va	lue			De	scri	ipti	ion																								
A RW	WEN														ode en th				· ·				dec	l to	on	ly a	icti	vat	te					
		REN	0				Re	ead	onl	y ac	ces	s.																						
		WEN	1				W	/rite	En	able	ed.																							
		EEN	2				Er	ase	en	able	ed.																							

5.2.3 ERASEALL

Bit number	31 30 29 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		· · · · · · · · · · · · · · · · · · ·
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW	\sim	Erase all non-volatile memory including UICR registers. Code erase has to be enabled by CONFIG.EEN before the non-volatile memory can be erased. Note: FICR is not erased.
	0	No operation.
	1	Start chip erase.

5.2.4 ERASEUICR

Bit number	31	30 2	29 2	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	7 6	5	4	3	2 .	1 0
ID (Field ID)	-		-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-			- A
Reset value	0	0 0	0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0	0	0) (0 0
ID RW Field Value ID	Val	ue		I	Des	cri	pti	on																						
A RW																natio G.El			-			-					at			
	0				No	ор	era	tior	ı.																					
	1				Sta	rt e	eras	e of	UIC	R.																				



C

5.2.5 ERASEPAGE/ERASEPCR1

Reset value 0	. А О	0	• /	A .	A	A	Δ	^		-																					
	0	0					~	A	A	A	Α	Α	A	A	A	A	A	A	A	A	A	A	A	A	A A	A	A	A /	A A	A	
D BW Eield Value ID V			, (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0 0) (0	
S RW Field Value ID V	alu	e		I	Des	cri	ptic	on																							
A RW					The No	e va te t	alue hat	is t coc	he a	iddi rase	ress e mu		he p	age	to	be e	eras	ed (a	i 1. addi EEN												
					γοι	u ar	e us	sing	J. At	tem	pts	to e	rase	e pa	ges	that	t are	e ou	e to tside age i	e th	ne co	bde	area	a ma	_	-					

5.2.6 ERASEPCR0

Bit number		3	1	30	29	92	28 2	27	2	62	5 3	24	23	22	21	20	01	9 1	18	17	' 1	6	15	1	4	13	1	2 1	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	۱.	A	A	A	A A	١	A	A		A	A	A	A	A	A		A	A	A		A	A		A	A	ł	4	A	A	A	A	A	A	A	A	A	A	A
Reset value		0)	0	0	0	0 0)	0	0	(0	0	0	0	0	0	(0	0	0		o	0		0	0	C)	0	0	0	0	0	0	0	0	0	0	0
D RW Field Value ID	alue ID	v	/alı	ue			C	Des	sci	ript	io	n																												
RW								Th On acc ge me Wr CC Se yo	ene ene ene riti DN	ster valu (parassec erat hory ing IFIG proc are nde:	ie i ge d fr ed / re to .EE due	is th add rom if t egic ER/ ER/ EN h	he a dre n a p he i on 1 ASE has spec	addi sses prog regi I. PRC to b cific	ress in o grar ster CO fr be se atio pts	of coo n ru is a rom et to	the le re unn atte n th o en or in era	pa egi ing emp e So nab	ige on g ir pte eri ole orm	to 0 a d a al V era ati ges	be are ode acco Viro ase on	er all m ess e D ab at	as ov er ec Del	ed vec noi d fr oug ut t	(ad I. T ry I on g (<u>s</u> he uts	dd his reg n a SW to sid	i re lion pr D) tal	egis n 0 ogi wi co he	ste . A rar II h ode co	r ca ha n ii iav siz de	an rd n R e n æ c are	on fau AM o e of t	ly l ult 1 o effe	oe wil r co ect.	ll b ode	e e e				



6 Factory Information Configuration Registers (FICR)

6.1 Functional description

Factory Information Configuration Registers are pre-programmed in factory and cannot be erased by the user. These registers contain chip specific information and configuration.

6.2 Registers

210

Register	Offset	Description
CODEPAGESIZE	0x010	Code memory page size
CODESIZE	0x014	Code memory size
CLENRO	0x028	Length of code region 0 in bytes
PPFC	0x02C	Pre-programmed factory code present
NUMRAMBLOCK	0x034	Number of individually controllable RAM blocks
SIZERAMBLOCK[0]	0x038	Size of RAM block 0 in bytes
SIZERAMBLOCK[1]	0x03C	Size of RAM block 1 in bytes
SIZERAMBLOCK[2]	0x040	Size of RAM block 2 in bytes
SIZERAMBLOCK[3]	0x044	Size of RAM block 3 in bytes
CONFIGID	0x05C	Configuration identifier
DEVICEID[0]	0x060	Device identifier, bit 31-0
DEVICEID[1]	0x064	Device identifier, bit 63-32
ER[0]	0x080	Encryption root, bit 31-0
ER[1]	0x084	Encryption root, bit 63-32
ER[2]	0x088	Encryption root, bit 95-64
ER[3]	0x08C	Encryption root, bit 127-96
IR[0]	0x090	Identity root, bit 31-0
IR[1]	0x094	Identity root, bit 63-32
IR[2]	0x098	Identity root, bit 95-64
IR[3]	0x09c	Identity root, bit 127-96
DEVICEADDRTYPE	0x0A0	Device address type
DEVICEADDR[0]	0x0A4	Device address, bit 31-0
DEVICEADDR[1]	0x0A8	Device address, bit 47-32

Table 6 Register overview



6.2.1 CODEPAGESIZE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	1 3	2	1	0	
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	A A	A	A	A	
Value after er	ase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1	1	1	1	
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A R						Co	ode	mer	nor	y pa	ge :	size	in b	ytes	5																		
6.2.2	CODESI	ZE																															

6.2.2 CODESIZE

																														_		
Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	10
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	A A
Value after er	ase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11
ID RW Field	Value ID		Va	lue											D	esc	ript	ion				(
AR							ode DDE			-				er of	ра	ges.	Tot	al co	ode	spa	ce i	s:										
6.2.3	NUMRA	MB	LO	Cł	(2													

NUMRAMBLOCK 6.2.3

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Value after eras	e	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID		Va	lue											D	esc	ript	ion															
AR						Nu	ımb	er c	of ind	divi	dua	llv c	ont	roll	able	RA	Mb	lock	s.														

SIZERAMBLOCK[n] (n=0..3) 6.2.4

Bit number	31	30 2	9	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	כ
ID (Field ID)	A	A I	4	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	4
Value after erase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	I
ID RW Field Value ID		Valu	e											D	esc	ript	ion															
AR					Siz	ze of	f RA	M k	locl	< n i	n by	ytes.																				

CONFIGID 6.2.5

B	lit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 [.]	1 0	
	D (Field	ID)		В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	A A	
	/alı	ue a	fter erase		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	11	
H	DI	RW	Field	Value ID	Va	lue			De	scri	ptio	on																								
	A	R	HWID						Id	enti	fica	tior	nu	mbe	er fo	or th	e H	W.																		
	В	R	FWID						ld	enti	fica	tior	nu	mbe	er fo	or th	e fir	mw	are	tha	t is I	pre-	load	ded	inte	o th	e c	hip								



6.2.6 DEVICEID0

Bit number	31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)	Α.	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Value after erase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field Value ID	١	Val	ue											D	esc	ript	tion	ı														
AR					De	evic	e ID), bi	t 31	-0, ι	unic	lne	ID fo	or ea	ach	uni	t.															

6.2.7 DEVICEID1

Bit number		31	30) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 !	5	4	3 2	2 1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	A A	A
Value after eras	se	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 [.]	11	1
ID RW Field	Value ID	Va	lue	•		De	scr	ipti	on																							
A R						D	evic	e ID), bit	63-	-32,	uni	que	ID f	or e	each	uni	t.														

6.2.8 ER[n] (n=0..3)

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Value after eras	e	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID	Va	lue			De	scri	pti	on																								
A R						Er	ncry	ptic	on ro	oot,	wor	d n.																					

6.2.9 IR[n] (n=0..3)

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	10
ID (Field ID)	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A
Value after erase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11
ID RW Field Value ID	Va	lue			De	scri	pti	on																							
AR		5			ld	enti	ty r	oot,	wo	rd r	۱.																				

6.2.10 DEVICEADDRTYPE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 :	5 4	4 :	3	21	0
D (Field ID)	•	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-		A
Value after erase		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11	1
D RW Field	Value ID	Va	lue			De	scri	pti	on																							
A R	PUBLIC RANDOM	0				Ρι	ıblio	: ad	dre		ype																					



6.2.11 **DEVICEADDR0**

ID (Field ID) A <	Bit number	31 30 29 2	28 27 26 25 24	23 22 21 20 19	0 18 17 16 15 14 13 ⁻	12 11 10 9 8 7 6 5 4 3 2 1	D
ID RW Field Value ID Value Description A R ADDR Device address bit 31-0.	ID (Field ID)	A A A A	.	A A A A A	A A A A A A	A A A A A A A A A A A A A A A	A
A R ADDR Device address bit 31-0.	Value after erase	1 1 1 1	1 1 1 1	1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1	1
	ID RW Field Value ID	Value	Description				
6.2.12 DEVICEADDR1	A R ADDR		Device addre	ess bit 31-0.			
	6.2.12 DEVICEA	DDR1					

6.2.12 DEVICEADDR1

Bit number	31 30 29 2	8 27 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			А А А А А А ААААААААА
Value after erase	1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID	Value	Description	
A R ADDR		Device address bit 47-32.	

6.2.13 **CLENR0**

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	AAAA	A A A A A A A A A A A A A A A A A A A
Value after erase	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID	Value	Description
A R	[0N]	Length of code region 0 in bytes. The value must be multiple of "code page size" bytes (FICR.CODEPAGESIZE). This register is only used when pre-programmed factory code is present on the chip, see PPFC. N (max value) is (FICR.CODEPAGESIZE* FICR.CODESIZE-1, but not larger than 255. This register can only be written if content is 0xFFFFFFFF.
	0xFFFFFFFF	Value if there is no pre-programmed code in the chip. Interpreted as 0.

6.2.14 PPFC

Bit number 🛛 🔺	24 20 20 20	
	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
ID (Field ID)		AAAAAA
Value after erase	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value II	D Value	Description
A R ADDR	0x00 0xFF	Pre-programmed factory code present. Present Not present



7 User Information Configuration Registers (UICR)

7.1 Functional description

The User Information Configuration Registers (UICRs) are NVM registers for configuring user specific settings including code readback protection of the whole code area, or a part of the code area.

The code area can be divided into two regions, code region 0 (CR0) and code region 1 (CR1). Code region 0 starts at address 0x00000000 and stretches into the code area as specified in the CLENR0 register. The area above CLENR0 will then be defined as code region 1. If CLENR0 is not configured, that is, has the value 0xFFFFFFFF, the whole code area will be defined as code region 1 (CR1).

Code running from code region 1 will not be able to write to code region 0. Additionally, the content of code region 0 cannot be read from code running in code region 1 or through the SWD interface if code region 0 is readback protected, see *section 7.2.2 on page 22*.

The main readback protection mechanism that will protect the whole code, that is, both code region 0 and code region 1, is also configured through the UICR, see *section 7.2.2 on page 22*.

The PAGEERASE command in NVMC will only work for code region 1. See *chapter 5 on page 13* for more information on how to erase and program the code area and the UICR.

7.2 Registers

Register	Offset	Description
REGISTERS		
CLENRO	0x000	Length of code region 0.
RBPCONF	0x004	Read back protection configuration.
XTALFREQ	0x008	Reset value for XTALFREQ in clock, see chapter 12 on page 49.
FWID	0x010 0x014 - 0x07C 0x080 - 0x0FC	Firmware ID. Reserved for Nordic. Reserved for customer.

Table 7 Register overview

7.2.1 CLENR0

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	10
ID (Field ID)	A	A	A	A	A	A	Α	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A
Value after erase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11
ID RW Field Value ID	Val	lue			De	scri	ptic	on																							
A RW	[0.	N]			by N Th Th	vtes (ma nis re nis re	(FIC x va egis egis	f cod CR. Co alue) ter c ter is PPF(ODE is (F an c s on	PAG ICR only ly us	ESI COI be v	ZE). DEP/ writt	AGE :en i	SIZE f co	* Fl	CR.C nt is	COD 0xF	esiz FFFf	(E-1) FFF), bu	t no	ot lai	ge	er th	nan	25	55.				
	0x	FFFF	FFFF		Va	lue	afte	er ma	ass e	erase	e of	flasł	n. In	terp	rete	ed as	s 0.														



7.2.2 RBPCONF

Bit number	31	1	30	29	28	27	26	5 25	5 24	1 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	54	1 3	3 2	1	0
ID (Field ID)	-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	В	В	В	В	В	В	В	В	A /	۹ A	A A	A	۹ A	. A	A
Value after erase	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	11	1 1	1	1	1	1
ID RW Field	Value ID Va	alu	Je			De	escr	ipti	on																							
A RW PRO		xF x0				is D	pre	esen bled	t or	oteo h the			regi	on C). Wi	ll b	e ig	nore	ed if	f pre	pro	gra	mm	edi	fact	ory	со	de				
B RW PALL		xF x0				D		bled		oteo	ct al	l co	de ir	n de	vice	•																

7.2.3 XTALFREQ

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	21	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	-	-	A	A	A	A	A /	۹ A	
Value after erase		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1	1
ID RW Field	Value ID	Val	ue			De	scri	ptio	on						~																	
A R	0xFF 0x00					16	5 Mł	Hz ci	ue fo rysta rysta	al is	use	d.	Q in	CLC	ОСК,	see	ch	apt	er 1	20	np	age	e 49	9.								


7.2.4 FWID

Bit number 31 30 29 28 27 26 25 24 23 22 1 10 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 ID (Field ID) -<
Value after erase 1
ID RW Field Value ID Value Description A R Identification number for the firmware loaded into the chip. This ID is used when
A R Identification number for the firmware loaded into the chip. This ID is used when



8 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) can protect the entire memory against readback and also protect parts of the memory area from accidental access by the CPU.



8.1 Functional description

Protect all (PALL) is configured by writing '0' to UICR.RBPCONF.PALL. When enabled, the debugger (SWD) will no longer have access to code region 0 or code region 1, as well as no longer being able to access RAM or any peripherals except for the NVMC. The debugger will always have access to the NVMC peripheral independent of protection settings.

Code memory, RAM, and peripherals can be divided into two regions: region 0 and region 1. Code memory regions are configured in the CLENRO register in the User Information Configuration Register (UICR), see the Memory isolation and run-time protection section in the *appendix on page 180*. When memory protection is enabled, these regions will be used by the Memory Protection Unit to enforce runtime protection and readback protection of resources classified as region 0.

Independent of protection settings, code region R0 (CR0) will always have full access to the system. The NVMC.ERASEPCR0 register, which is used to erase contents from code region 0, can only be accessed from a program in code region 0.

Only the CPU can do fetches from code memory, and these will always be granted.

Except when generated by the SWD interface, accesses that are not granted by the MPU will result in a hard-fault.

Readback protection of code region 0 is enabled by writing '0' to UICR.RBPCONF.PR0. When enabled, only code running from code region 0 will be able to access the code in code region 0. Accesses generated by code running from code region 1 or from RAM, as well as accesses generated by the debugger (SWD), will not be granted when code region 0 is protected.

The main role for the two region memory protection system is to allow run time protection for SoftDevices installed running on the IC. Please refer to *Appendix A: on page 178* for a description of the nRF51 software architecture and use of the memory protection system with SoftDevices.



8.1.1 Inputs

The MPU has three classes of inputs. These are:

- Configuration
 - Readback protection configuration from UICR and FICR.
- Information about requester
 - Source of memory access request (SWD or CPU program).
 - If the request source is a CPU program; region from which the program is running (region 0 or region 1).
 - Type of access request (read or write).
- Target information
 - Memory category requested access to (code, RAM, or PER).
 - Memory region requested access to (region 0 or region 1).

8.1.2 Output

The MPU outputs the level of memory access that shall be given to a memory access request. The access levels the MPU can give are as follows:

- Full Access (FA)
 - · Full read write access to the requested memory.
- Limited Access (LA)
 - Full read access
 - No write access. Write will generate hard fault exception.
- No Access 0 (NA0)
 - No read or write access
 - Read will return 0
 - Write will have no effect
- No Access 1 (NA1)
 - No read or write access
 - Read or write will generate hard fault exception

8.1.3 Output decision table

The output MPU access level based on the MPU inputs is given in the table below.

The given access level is dependent on settings in the Information Configuration Registers (ICRs). See the UICR and FICR chapters for more details.



				R	equest t	arget		
Request source	UICR.RBPCONF.PALL (Readback protect entire code memory)	UICR.RBPCONF.PR0 or FICR.PPFC* (Readback protect code region 0)	Code R0	Code R1	RAM RO	RAM R1	PER R0	PER R1
SWD	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA0	FA	FA	FA	FA	FA
	0x00	Х	NA0	NA0	NA0	NA0	NA0	NA0
Code R0	Х	Х	FA	FA	FA	FA	FA	FA
Code R1	Х	0xFF	LA	FA	LA	FA	LA	FA
	Х	0x00	NA1	FA	LA	FA	LA	FA
RAM	0xFF	0xFF	FA	FA	FA	FA	FA	FA
R0 / R1	0xFF	0x00	NA1	FA	FA	FA	FA	FA
	0x00	Х	NA1	NA1	FA	FA	FA	FA

X: Don't care

LA: Limited Access

NA0: No Access 0

NA1: No Access 1

FA: Full Access

Table 8 MPU output decision table based on the MPU inputs and the ICR configuration

8.1.4 Exceptions from table

There are some exceptions from *Table 8*. These exceptions are:

- The NVMC.ERASEALL and NVMC.ERASEUICR registers have conditional write access depending on the readback protection settings in the Information Configuration registers. These exceptions are described in the NVMC chapter, see *chapter 5 on page 13*.
- The NVMC.ERASEPCR0 register can only be accessed from a program in code region 0.
 The UICR.CLENR0 and the FICR. CLENR0 registers can only be modified when the register value equals the default value (0xFF). This is to avoid that the memory region limits are modified to bypass readback protection.

8.1.5 NVM protection blocks

The protection mechanism for NVM can be used to prevent erroneous application code from erasing or writing to protected blocks. Non-volatile memory can be protected from erases/writes depending on settings in the PROTENSET registers. One bit in a PROTENSET register represents one protected block. There are two PROTENSET registers of 32 bits which means there are 64 protectable blocks in total. All of the protected blocks are of equal size and are distributed over the total program memory.



Note: If an erase or write to a protected block is detected, the CPU will hard fault. If an ERASEALL operation is attempted from the CPU while any block is protected it will be blocked and the CPU will hard fault.

On reset, all the protection bits are cleared. To ensure safe operation, the first task after reset must be to set the protection bits. The only way of clearing protection bits is by resetting the device from any reset source.

The protection mechanism is turned off when in debug mode (a debugger is connected) and the DISABLEINDEBUG register is set to disable.




Figure 4 Protected regions of program memory

8.2 Registers

Register	Offset	Description
PERRO	0x528	Definition of peripherals in memory region 0.
RLENRO	0x52C	Length of RAM region 0.
PROTENSETO	0x600	Protection bit enable set register
PROTENSET1	0x604	Protection bit enable set register
DISABLEINDEBUG	0x608	Disable protection mechanism in debug mode
0		Table 9 Register overview



8.2.1 PERR0

Bit numl	ber	31 30 29 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field	ID)	ΖΥ	T S R Q P O N M L K J I H G - E D C B A
Reset va	lue	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW	Field	Value ID	Description
A RW	POWER_CLOCK	0 1	Classify POWER and CLOCK and all other peripherals with ID=0, as region 1 peripheral. Classify POWER and CLOCK and all other peripherals with ID=0, as region 0 peripheral.
B RW	RADIO	0 1	Classify RADIO as region 1 peripheral. Classify RADIO as region 0 peripheral.
C RW	UARTO	0 1	Classify UART0 as region 1 peripheral. Classify UART0 as region 0 peripheral.
D RW	SPI0_TWI0	0 1	Classify SPI0 and TWI0 as region 1 peripheral. Classify SPI0 and TWI0 as region 0 peripheral.
E RW	SPI1_TWI1	0 1	Classify SPI1, SPIS1, and TWI1 as region 1 peripheral. Classify SPI1, SPIS1 and TWI1 as region 0 peripheral.
G RW	GPIOTE	0 1	Classify GPIOTE as region 1 peripheral. Classify GPIOTE as region 0 peripheral.
H RW	ADC	0 1	Classify ADC as region 1 peripheral. Classify ADC as region 0 peripheral.
I RW	TIMERO	0 1	Classify TIMER0 as region 1 peripheral. Classify TIMER0 as region 0 peripheral.
J RW	TIMER1	0 1	Classify TIMER1 as region 1 peripheral. Classify TIMER1 as region 0 peripheral.
K RW	TIMER2	0 1	Classify TIMER2 as region 1 peripheral. Classify TIMER2 as region 0 peripheral.
L RW	RTC0	0 1	Classify RTC0 as region 1 peripheral. Classify RTC0 as region 0 peripheral.
M RW	ТЕМР	0 1	Classify TEMP as region 1 peripheral. Classify TEMP as region 0 peripheral.
N RW	RNG	0	Classify RNG as region 1 peripheral. Classify RNG as region 0 peripheral.
O RW	ECB		Classify ECB as region 1 peripheral. Classify ECB as region 0 peripheral
P RW	CCM_AAR	0	Classify CCM and AAR as region 1 peripheral. Classify CCM and AAR as region 0 peripheral.
Q RW	WDT	0 1	Classify WDT as region 1 peripheral. Classify WDT as region 0 peripheral.
R RW	RTC1	0 1	Classify RTC1 as region 1 peripheral. Classify RTC1 as region 0 peripheral.
	QDEC	0 1	Classify QDEC as region 1 peripheral. Classify QDEC as region 0 peripheral.
TRW	COMP_LPCOMP	0 1	Classify COMP_LPCOMP as region 1 peripheral. Classify COMP_LPCOMP as region 0 peripheral.
Y RW	NVMC	0 1	Classify NVMC as region 1 peripheral. Classify NVMC as region 0 peripheral.
Z RW	PPI	0 1	Classify PPI as region 1 peripheral. Classify PPI as region 0 peripheral.



RLENRO 8.2.2

Bit	num	nber				31	13	0 2	29	28 2	7	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10) 9	8	7	6	5 4	13	2	1	0	
ID	(Fiel	d ID)				A	ł	٩.	A	Α.	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A	A A	A	A	A	
Re	set v	alue				0	0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) 0	0	0	0	
ID	RW	Field	ł	Value	D		V	/alu	ıe											D	esc	rip	tior	n														
A	RW										Thi	is re	gis	ter	spe	cifie	es th	ne si	ize d	of R	١M	regi	on	0.														
											RLI are	ENF cla	l0 a Issif	re c ied	lass as r	ifie egi	d as on	reg I RA	jion \M.	0 R	AM	anc	I RA	IBA, M a	ddr	ess	es >											
											RA	MB	A ai	nd t		tota	al av							d in	5			ct s	pec	;ific	atic	on d	of		•			
8.	2.3		PF	ROTI	INS	ET	0																															

8.2.3 **PROTENSET0**

PROTREG1 PROTREG1 PROTREG1 PROTREN.1 Protection enable bit for block 31. Enables protection of block 31. Readback value of protection bit 31. PROTREG3 PROTREG3 PROTREG3 Protection enable bit for block 31. Enables protection of block 31. Enables protection of block 31. Readback value of protection bit 31. PROTREG3 PROTREG3 Protection enable bit for block 31. Enables protection bit 31. PROTEC10 PROTEC10	Reservature 0 <th< th=""><th></th><th>321</th></th<>		321
ID RW Field Value D Value Description A PROTREGO W PROTREGO PROTEN.0 Protection enable bit for block 0. PROTEN.0 Protection enable bit for block 0. Readback value of protection bit 0. B W PROTREG1 PROTEN.1 Protection enable bit for block 1. PROTEN.1 Protection enable bit for block 1. PROTEN.1 <th>ID RW Field Value (D Value Description A PROTREG0 W PROTREG0 Protection enable bit for block 0. PROTEN.0 Protection enable bit for block 0. Readback value of protection bit 0. B W PROTREG1 PROTREN.0 Protection enable bit for block 1. PROTEN.1 PROTREG1 PROTRED1 Protection enable bit for block 1. PROTEN.1 F V PROTREG31 Protection enable bit for block 31. PROTEN.1</th> <th>PONMLKJIHGFE</th> <th>св</th>	ID RW Field Value (D Value Description A PROTREG0 W PROTREG0 Protection enable bit for block 0. PROTEN.0 Protection enable bit for block 0. Readback value of protection bit 0. B W PROTREG1 PROTREN.0 Protection enable bit for block 1. PROTEN.1 PROTREG1 PROTRED1 Protection enable bit for block 1. PROTEN.1 F V PROTREG31 Protection enable bit for block 31. PROTEN.1	PONMLKJIHGFE	св
ID RW Field ID Value Description A PROTREG0 Protection enable bit for block 0. PROTES0 Protection enable bit for block 0. W R PROTEN.0 Readback value of protection bit 0. B PROTREG1 Protection enable bit for block 1. W 1 Enables protection of block 1. R PROTEN.1 Readback value of protection bit 1. FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.	ID RW Field ID Value Description A PROTREG0 Protection enable bit for block 0. PROTECION enable bit for block 0. W 1 Enables protection of block 0. R PROTREG1 Protection enable bit for block 1. W 1 Enables protection of block 1. W PROTEN.1 Protection enable bit for block 1. W PROTEN.1 Readback value of protection bit 1. FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.	0 0 0 0 0 0 0 0 0 0 0 0	00
W 1 Enables protection of block 0. R PROTEN.0 Readback value of protection bit 0. B PROTREG1 Protection enable bit for block 1. W 1 Enables protection of block 1. R PROTEN.1 Readback value of protection bit 1. FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.	W 1 Enables protection of block 0. R PROTEN.0 Readback value of protection bit 0. B PROTREG1 Protection enable bit for block 1. W 1 Enables protection of block 1. R PROTEN.1 Readback value of protection bit 1. FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.	ion	
W 1 Enables protection of block 1. R PROTEN.1 Readback value of protection bit 1. FF PROTREG31 W 1 Protection enable bit for block 31. Enables protection of block 31.	W 1 Enables protection of block 1. R PROTEN.1 Readback value of protection bit 1. FF PROTREG31 W 1 Protection enable bit for block 31. Enables protection of block 31.		
 FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.	 FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.		
FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.	FF PROTREG31 Protection enable bit for block 31. W 1 Enables protection of block 31.		



PROTENSET1 8.2.4

Bit	numb	er		31	30	29	28	27	26	25	24 3	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	76	5	4	3 2	21	0	
ID	(Field	ID)		FF	EE	DD	сс	BB	AA	z	Y	х	w	v	U	т	S	R	Q	P	0	Ν	М	L	к	J	H	I G	F	E	DO	В	A	
Re	set val	ue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0 0) 0	0	
ID	RW	Field	Value ID		Va	alue											De	escr	ipti	on												C		•
A	W R	PROTREG32		1 PR	οτι	EN.32	2	En	otect able: adba	s pro	otect	tior	n of l	olo	ck 3	2.																		
В	W R	PROTREG33		1 PR	оті	EN.3	3	En	otect able: adba	s pro	otect	tior	n of l	olo	ck 3	3.																		
FF	W R	PROTREG63		1 PR	οτι	EN.6	3	En	otect able: adba	s pro	otect	tior	n of l	olo	ck 6	3.									0									
8	.2.5	DISA	ABLEI	ND	E	BUG	G														2	5												-

8.2.5 DISABLEINDEBUG

D RW Field Value	 0 0	-	-	_	-		_																						
D BW Field Value	<u> </u>									K	-	7	-	-	-	-	-	•	-	-	-	-	-		-	-	-		
	v v	0	0	0	0	0 (0	0 0	0	0	0	0	0	0	0	0	C) (0	0	0	0	0	0 0	0 0	0	0	0	(
ID ID	v	/alue										De	escri	ipti	ion														
	1 0			regi mo Disa	ister																								



9 Peripheral interface




Figure 5 Tasks, events, shortcuts, and interrupts

9.1 Functional description

All peripherals on nRF51 series devices can be accessed through the standard ARM[®] Cortex Advanced Peripheral Bus (APB) and AMBA High-performance Bus (AHB) registers as well as through task, event, and interrupt registers.

9.1.1 Peripheral ID

For peripherals on the APB bus there is a direct relationship between its ID and its base address.

Every peripheral is assigned a fixed block of 0x1000 bytes, that is, a total of 1024 registers of 4 bytes on the APB bus. The peripheral with base address 0x40000000 is therefore assigned ID=0, and a peripheral with the base address 0x40001000 is assigned ID=1. The peripheral with the base address 0x4001F000 is assigned ID=31.



Peripherals may share the same ID, which may impose one or more of the following limitations:

- Peripherals do not share any registers or common resources, but the total number of registers available for each peripheral is reduced compared to a peripheral that has a dedicated ID.
- Peripherals share some registers or other common resources.
- Only one of the peripherals can be used at a time.
- Both peripherals are optional in the series, and only one of them is instantiated in any given chip.

9.1.2 Bit set and clear

Registers with multiple single-bit bit-fields may implement the "set and clear" pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register. This pattern is implemented using three consecutive addresses in the register map where the main register is followed by a dedicated SET and CLR register in that order. The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the SET or CLR register will set or clear the same bit in the main register respectively. Reading the SET or CLR registers returns the value of the main register.

9.1.3 Tasks

Tasks are used to trigger actions in a peripheral, for example, to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes a '1' to the task register or when the peripheral itself, or another peripheral, toggles the corresponding task signal, see *Figure 5 on page 30*. All tasks follow the register layout in *Table 10 on page 33*.

9.1.4 Events

Events are used to notify peripherals and the CPU about events that have happened, for example, a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, whereupon the event register is updated to reflect that the event has been generated, see *Figure 5 on page 30*. An event register is only cleared when firmware writes a '0' to it.

Events can be generated by the peripheral even when the event register is set to '1'. All events follow the register layout described in *Table 10 on page 33*.

9.1.5 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, its associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a



maximum of 32 shortcuts for each peripheral. All shortcut registers follow the register layout described in *Table 10 on page 33*, (SHORTS).

9.1.6 Interrupts

An interrupt is an exception that is generated by an event and can interrupt the program flow of the CPU. All peripherals on the APB bus support interrupts. A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID, for example, the peripheral with ID=4 is connected to interrupt number 4 in the Nested Vector Interrupt Controller (NVIC).

Using the INTEN register, you can configure every event in a peripheral to generate that peripheral's interrupt. You can enable multiple events to generate interrupts simultaneously. To resolve the correct interrupt's source, firmware can query the event registers found in the event group in the peripherals register map.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN register. The correct bit position can be derived from the event's address. The event on address 0x100 is associated with bit 0 in the INTEN register, the event at address 0x104 is associated with bit 1, and so on. The event at address 0x17C is identified with bit 31 in the INTEN register. This pattern effectively limits the maximum number of events in a peripheral to 32.

The INTEN register implements the "set and clear" pattern, which is illustrated in *Table 10 on page 33*, that is, INTEN, INTENSET, and INTENCLR. The relationship between tasks, events, shortcuts, and interrupts is shown in *Figure 5 on page 30*.



9.2 Register overview tables


All peripherals follow the register group pattern in *Table 10*; tasks are grouped together, events are grouped together, and all other register types are grouped together. In addition, SHORTS and INTEN registers have a fixed location in the register map.

Register	Offset	Description
TASKS		
{TASK0}	0x000	Description of the first task
{TASK1}	0x004	Description of the second task
<>		
{TASK31}	0x07C	Description of the 32nd task (last task)
EVENTS		
{EVENT0}	0x100	Description of the first event
{EVENT1}	0x104	Description of the second event
<>		\mathbf{O}
{EVENT31}	0x17C	Description of the 32nd event (last event)
REGISTERS		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
{REG0}	0x400	First generic register
<>	<>	\$
{REGN}	0x7FC	Last generic register

Table 10 Example of register overview table



10 Debugger Interface (DIF)



10.1 Functional description

nRF51 devices support the Serial wire Debug (SWD) interface from ARM. The interface has two lines; SWDCLK and SWDIO. SWDIO and nRESET share the same physical pin. The Debugger Interface (DIF) module is responsible for handling the resource sharing between SWD traffic and reset functionality. The **SWDCLK** pin has an internal pull down resistor and the **SWDIO/nRESET** pin has an internal pull up resistor.

10.1.1 Normal mode

The DIF module will be in normal mode after power on reset. In this mode the SWDIO/nRESET pin acts as a normal active low reset pin.

To guarantee that the device remains in normal mode, the SWDCLK line must be held low, that is, '0', at all times. Failing to do so may result in the DIF entering into an unknown state and may lead to undesirable behavior and power consumption.

10.1.2 Debug interface mode

Debug interface mode is initiated by clocking one clock cycle on SWDCLK with SWDIO=1. Due to delays caused by starting up the DAP's power domain, a minimum of 150 clock cycles must be clocked at a speed of minimum 125 kHz on SWDCLK with SWDIO=1 to guaranty that the DAP is able to capture a minimum of 50 clock cycles.

If the device is in System OFF mode, see the POWER chapter, *chapter 11 on page 36*, for more information about System OFF mode, entering into debug interface mode will generate a wake-up.

In debug interface mode, the SWDIO/nRESET pin will be used as SWDIO. The pin reset mechanism will therefore be disabled as long as the device is in debug interface mode.

In debug interface mode, System OFF will be emulated to facilitate debugging of the device while in System OFF. Power numbers will naturally be higher in emulated System OFF compared to normal System OFF. See emulated System OFF in *chapter 11 on page 36* for more information.



10.1.3 Resuming normal mode

Normal mode can always be resumed by performing a "hard-reset" through the SWD interface:

- 1. Enter debug interface mode.
- 2. Enable reset through the RESET register in the POWER peripheral.
- 3. Hold the SWDCLK and SWDIO/nRESET line low for a minimum of 100 µs.

You can also generate a "hard-reset" by performing a power on reset, or a brown-out reset.



11 Power management (POWER)

The power management on the nRF51 series gives you unique flexibility through the orthogonal power control of all system blocks on the devices.

11.1 Functional description

11.1.1 Power supply

The nRF51 supports three different power supply alternatives: internal DC/DC converter setup, internal LDO setup, and Low Voltage mode setup.

11.1.1.1 DC/DC converter setup

Selected nRF51 series devices have a Buck type DC/DC converter that steps down the supply voltage VDD. The resulting voltage is then used by an internal LDO that supplies the system with power, see *Figure 7*.




Figure 7 DC/DC converter

The DC/DC converter requires an external LC filter and is enabled through the DCDCEN register as illustrated in *Figure 7*. See the product specification for more information about component values.

The DC/DC converter only reduces the system's net power consumption if VDD is above the minimum voltage (stated in the product specification) and the internal current consumption (I_{DD}) gives a DC/DC conversion factor of $F_{DCDC} < 1$. Therefore, to save power it is recommended to disable the DC/DC converter if VDD is below the minimum voltage or $F_{DCDC} > 1$.

AVDD is connected to VDD internally if the DC/DC converter is not enabled. This internal connection introduces a small series resistance between VDD and AVDD, see the product specification for more information.



Calculating current when the DC/DC converter is enabled

The device current consumption when the DC/DC converter is enabled (I_{DD,DCDC}) can be calculated using *Equation 1*, the parameters in *Table 11* and the conversion factor chart in *Figure 7*.

Parameter	Description	Value
I _{DD}	Internal current consumption (current drawn from device power regulators) under Normal Test Conditions (NTC)	Calculated by adding current values from Electrical Specification tables in the device product specification.
DD,DCDC	Current drawn from the external power supply (VDD) when the DC/DC converter is enabled	Calculated using <i>Equation 1</i> .
F _{DCDC}	DC/DC current conversion factor based on DC/DC converter efficiency	Interpolated from <i>Figure 7</i> .
VDD	Voltage at VDD pin	+, () *
T _{START,DCDC}	DC/DC converter startup time.	Calculated using Equation 2.

Table 11 DC/DC current calculation parameters

$$I_{DD, DCDC} = F_{DCDC} \cdot I_{DD}$$

Equation 1 DC/DC current calculation

The internal current consumption (_{IDD}), calculated using electrical specification data from the product specification, is used with the supply voltage (VDD) to find the current factor (F_{DCDC}) using *Figure 8*.




Figure 8 DC/DC conversion factor



If F_{DCDC} < 1, then I_{DD,DCDC} < I_{DD} when the DC/DC converter is enabled, resulting in a decrease in power consumption.

If $F_{DCDC} > 1$, then $I_{DD} < I_{DD,DCDC}$ when the DC/DC converter is enabled, resulting in an increase in power consumption. This is due to the base run current of the DC/DC converter (I_{DCDC}) being the dominant factor.

Continuous use of the DC/DC converter

Using the DC/DC converter continuously can save power when average load current is expected to be larger than 4 to 6 mA. When average load current is less than 4 mA, the conversion factor F_{DCDC} approaches a value > 1 and continuous use of the DC/DC converter will increase current consumption.

For example, if a battery voltage VDD = 3V and an average internal current consumption, including the DC/ DC converter run current (I_{DCDC}), is I_{DD} = 10 mA: F_{DCDC} would be 0.8 using *Figure 7*. The current drawn from VDD, when the DC/DC converter is enabled, would be $I_{DD,DCDC}$ = 0.8 x 10 mA = 8 mA.



Non-continuous use of the DC/DC converter

The DC/DC converter has a startup time of $t_{START,DCDC}$. This is the time it takes for the DC/DC converter to pull down AVDD to the internal supply voltage of 1.9 V. This is a function of the decoupling capacitance on the AVDD pin (C_{AVDD}), supply voltage (V_{DD}), and load current (I_{DD}):

$$t_{START, DCDC} = \frac{(VDD - 1.9)(C_{AVDD})}{I_{DD}}$$

Equation 2 DC/DC converter startup time

For example, given a decoupling capacitance (C_{AVDD}) of 1 μ F, supply voltage (VDD) of 3.6 V, and internal current consumption (I_{DD}) of 4 mA, t_{START,DCDC} is 425 μ s.




Figure 9 DC/DC converter startup time when $C_{AVDD} = 1 \, \mu f$

t_{START,DCDC} must be considered when enabling the DC/DC converter during periods of peak current consumption because the DC/DC converter will draw base current of I_{DCDC} when enabled, including the startup period.




For example, if the DC/DC converter was enabled and VDD = 3V and peak current I_{DD} = 10 mA, F_{DCDC} would be 0.8 using *Figure 8 on page 37* and $t_{START,DCDC}$ would be 110 µs using *Equation 2*. The current drawn from the battery in the first 110 µs would be I_{DD} = 10 mA + (I_{DCDC}) = 10.3mA. The current drawn from the battery after the first 110 µs would be $I_{DD,DCDC}$ = 8.24 mA. Peak current, in this case, would have to be drawn for more than 198 µs to save power:

$$\frac{8.24mA(110\mu s)}{10.3mA} + 110\mu s = 198\mu s$$

- Note: If the DC/DC converter is to be used when the Radio is enabled, it must start (AVDD = 1.9V) before the TXENABLE or RXENABLE tasks can be set. The DC/DC converter cannot be enabled within t_{START,DCDC} of the Radio starting. The software managing the non-continuous use of the DC/DC converter must ensure this is true.
 - The DC/DC converter does not operate over the whole device voltage range and must be disabled (switching the device to use the internal LDO) when the voltage drops to the lower threshold of the supply voltage range.

11.1.1.2 Internal LDO setup

The internal DC/DC converter can be bypassed if it is not going to be used. When the DC/DC converter is bypassed, only the internal LDO is active as illustrated in *Figure 10*. The internal LDO will then generate the system power directly from the supply voltage VDD. It is recommended that the DC/DC converter is disabled in this setup.








11.1.1.3 Low voltage mode setup

If you have a stable, low voltage available for the nRF51 device, it is possible to configure the device in low voltage mode as illustrated in *Figure 11*. In this mode the internal LDO is bypassed and the system is powered directly from the supply voltage VDD. See the product specification for more information about which voltage levels are supported in low voltage mode. In low voltage mode, the DC/DC converter must be disabled. Additional requirements may apply to the accuracy and stability of the supply voltage in low voltage mode. See the product specification for more information.



11.1.2 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated. The only mechanism that is functional and responsive in this mode is the reset and the wake-up mechanism.

One or more blocks of RAM can be retained in System OFF mode depending on the settings in the RAMON register.

The system can be woken up from System OFF mode either from the DETECT signal generated by the GPIO peripheral, by the ANADETECT generated by the LPCOMP module, or from a reset. When the system wakes up from OFF mode, a system reset is performed.

11.1.2.1 Emulated System OFF mode

If the device is in debug interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF, see DIF chapter, *chapter 10 on page 34*, for more information. This includes the following key components: DAP, DIF, CLOCK, POWER, NVMC, MPU, CPU, CODE, and RAM. Since the CPU is kept on in emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.



11.1.3 System ON mode

System ON mode is a fully operational mode, where the CPU and selected peripherals can be brought into a state where they are functional and more or less responsive depending on the sub power mode selected.

In System ON mode the CPU can either be active or sleeping. The CPU enters sleep by executing the WFI or WFE instruction found in the CPU's instruction set. In WFI sleep the CPU will wake up as a result of an interrupt request if the associated interrupt is enabled in the NVIC. In WFE sleep the CPU will wake up as a result of an interrupt request regardless of the associated interrupt being enabled in the NVIC or not.

The system implements mechanisms to automatically switch on and off the appropriate power sources depending on how many peripherals are active, and how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level. The activity level is usually raised and lowered when specific tasks are triggered or events generated, see individual chapters describing the different peripherals for more information on how to optimize power consumption in System ON mode.

11.1.4 Sub power modes

During CPU sleep, in System ON mode, the system can reside in one of the following two sub power modes:

- Constant Latency
- Low Power

In Constant Latency mode (for more information, see the device specific product specification) the CPU wakeup latency and the PPI task response will be constant and kept at a minimum. This is secured by forcing a set of base resources while in sleep, see the device specific product specification for more information about which resources are forced on. The advantage of having a constant and predictable latency will be at the cost of having increased power consumption. The Constant Latency mode is selected by triggering the CONSTLAT task.

In Low Power mode the automatic power management system, described in *section 11.1.3 on page 42*, will be most effective and save most power. The advantage of having low power will be at the cost of having varying CPU wakeup latency and PPI task response. The Low Power mode is selected by triggering the LOWPWR task.

When the system enters ON mode, it will, by default, reside in the Low Power sub power mode.



11.1.5 Power supply supervisor

The power supply supervisor initializes the system at power-on and provides an early warning of impending power failure. In addition the power supply supervisor puts the system in a reset state if the supply voltage is too low for safe operation (brown-out). The power supply supervisor is illustrated in *Figure 12*.




Figure 12 Power supply supervisor

11.1.5.1 Power-fail comparator

The power failure comparator provides the CPU with an early warning of impending power failure. It will not reset the system, but give the CPU time to prepare for an orderly power-down. It also provides hardware protection of data stored in program memory by preventing write instructions from being executed. More information about this mechanism can be found in the NVMC chapter, see *chapter 13 on page 54*.

The comparator has approximately 0.1 V of hysteresis (VHYST), as illustrated in *Figure 13*.




Figure 13 Power failure comparator (BOR = Brown-out reset)



11.1.6 RAM blocks

The RAM is divided into multiple blocks that can power up and down independently. This is configured in the RAMON register. The RAMON register will be retained in System OFF mode.

See the device specific product specification for more information about RAM size and the number of RAM blocks that are available on a particular device.

11.1.7 Reset

The nRF51 series implements various reset sources. After a reset the CPU can query the RESETREAS (reset reason register) to find out which source generated the reset.

11.1.7.1 Power-on reset

The power-on reset generator initializes the system at power-on. The system is held in reset state until the supply has reached the minimum operating voltage, see the device specific product specification for more information.

11.1.7.2 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted. Since the debugger interface uses the same pin as the pin reset mechanism, a pin reset will not be available when the device is in debug interface mode unless explicitly enabled in the RESET register.

11.1.7.3 Wakeup from OFF mode reset

The device is reset when it wakes up from OFF mode.

The DAP is not reset following a wake up from OFF mode if the device is in debug interface mode, see *chapter 10 on page 34* for more information.

11.1.7.4 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the Application Interrupt and Reset Control Register (AIRCR register) in the ARM[®] core is set.

11.1.7.5 Watchdog reset

A Watchdog reset is generated when the watchdog times out.

11.1.7.6 Brown-out reset

The brown-out reset generator puts the system in reset state if the supply voltage drops below the brownout reset threshold.

11.1.7.7 Retained registers

A retained register is a register that will retain its value in System OFF mode, and through a reset depending on reset source. See individual peripheral chapters for information of which registers are retained for the different peripherals.

11.1.7.8 **Reset behavior**

				Rese	t target			
Reset source	CPU	Peripherals	GPIO	DAP	RAM ¹	WDT	Retained registers	RESETREAS
CPU lockup ²	✓	\checkmark	√	'	,			C
Soft reset	\checkmark	\checkmark	\checkmark					
Wakeup from System OFF mode reset	✓	✓		√ ³	√ ⁴			
Watchdog reset ⁵	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	✓	\checkmark	
Pin reset ⁶	\checkmark	\checkmark	✓	\checkmark	\checkmark	✓	-	
Brownout reset	\checkmark	\checkmark	✓	✓	\checkmark	✓	~	1
Power on reset	~	\checkmark	✓	✓	~	✓		1

1. The RAM is never reset, but depending on reset source, RAM content may be corrupted.

2. Reset from CPU lockup is disabled if the device is in debug interface mode. CPU lockup is not possible in System OFF.

3. The DAP will not be reset if the device is in debug interface mode.

4. RAM is not reset on wake-up from OFF mode, but depending on settings in the RAMON register parts, or the whole RAM, may not be retained after the device has entered System OFF mode.

- 5. Watchdog reset is not available in System OFF.
- 6. Not available when device is in debug interface mode.

11.2 Registers

Register	Offset	Description
TASKS		
CONSTLAT	0x078	Enable constant latency mode
LOWPWR	0x07C	Enable low power mode (variable latency)
EVENTS		
POFWARN	0x108	Power failure warning
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
RESETREAS	0x400	Reset reason
SYSTEMOFF	0x500	System OFF register
POFCON	0x510	Power failure configuration
GPREGRET	0x51C	General purpose retention register
RAMON	0x524	RAM on/off
RESET	0x544	Configure reset functionality
DCDCEN	0x578	DCDC enable register
		Table 12 Register overview



11.2.1 RESETREAS

Unless cleared, this register is cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, it indicates that the chip was reset from the on-chip reset generator.

Bit r	umbe	r		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 !	54	3	2	1	0
ID (F	ield ID))		-	-	-	-	-	-	-	-	-	-	-	-	-	G	F	Е	-	-	-	-	-	-	-	-	-		-	D	c	В	A
Rese	et valu	e		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0
ID	RW	Field	Value ID	Va	lue			De	scri	pti	on																							
А	RW	RESETPIN		1				Re	eset	froi	m p	in d	eteo	cted	I																			
В	RW	DOG		1				Re	eset	fro	m w	atch	ndo	g de	etec	ted																		
С	RW	SREQ		1				Re	eset	froi	m A	IRCF	R.SY	'SRE	SET	REC) de	tect	ed															
D	RW	LOCKUP		1				Re	eset	froi	m C	PUI	ock	-up	det	ecte	ed										L							
E	RW	OFF		1							e to sign			•		OFF	mc	ode	whe	en v	vake	eup	is tr	igge	erec	l fro	om	the	2					
F	RW	LPCOMP		1							e to ECT			•				ode	whe	en v	vake	eup	is tr	igge	erec	l fro	om							
G	RW	WUDIF		1							e to Jg ir			•		OFF	mc	ode	whe	en v	vake	eup	is tr	igge	erec	l fro	om	en	teri	ng				

11.2.2 SYSTEMOFF

Bit number		31	30	29	28	27	26	25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID (Field ID)		-	-	-	-	-	-	-	-	-	-			-	6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		- 1	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ()
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																								
A W		1				Er	nter	Sys	tem	n OF	Fn	node	è																				

11.2.3 GPREGRET

Bit num	ber		31 3	0 29 2	8 27	26	25	24	23 2	22 2	1 20) 19	18	17	16	15	14	13	12	11	10	9	8	7 e	5 5	54	3	2	1
ID (Field	ID)				F	-	-			• •	-	-	-	-	-	-	-	-	-	-	-	-		A /	۹ ۸	A A	A	A	A
Reset va	lue		0 0	0 0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) () 0	0	0	0
ID RW	Field	Value I	D Valu	e	De	escri	iptio	on																					
A RW					G	ene	ral p	urpo	ose r	eten	tion	regi	ster.	Thi	s reg	gist	er is	a r	etai	ned	l reg	jiste	er.						
\mathcal{O})																												



11.2.4 POFCON

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6	5 4	4	3	2	1	0
ID	(Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-		-	-	В	B	A
Re	set va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0
ID	RW	Field	Value ID	Va	lue			De	scri	pti	on																								
A	RW	POF		0				Di	sabl	le p	owe	er fa	ilure	e co	mp	arat	or																		
				1				En	able	e po	owe	r fai	lure	cor	npa	arato	or																		
В	RW	THRESHOLD	V21	0				Se	t th	resl	hold	to	2.1 \	V																					
			V23	1				Se	t th	resl	nold	to	2.3 ۱	V																					
			V25	2				Se	t th	resl	nold	to	2.5 \	V																					
			V27	3				Se	t th	resl	nold	to	2.7	V																					
																									-				-	-					

11.2.5 RAMON

The RAM is divided into separate blocks for power management purposes. These blocks are not related in any way to the region concept described in the memory chapter.

Bit number	31 30 29 28	3 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
	51 50 25 20	
ID (Field ID)		H G F E D C E
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID) Value	Description
A RW ONRAMO	0	Keep RAM block 0 off in ON mode
	1	Keep RAM block 0 on in ON mode
B RW ONRAM1	0	Keep RAM block 1 off in ON mode
	1	Keep RAM block 1 on in ON mode
C RW ONRAM2	0	Keep RAM block 2 off in ON mode
	1	Keep RAM block 2 on in ON mode
D RW ONRAM3	0	Keep RAM block 3 off in ON mode
	1	Keep RAM block 3 on in ON mode
E RW OFFRAM0	0	Keep RAM block 0 off in OFF mode
	1	Keep RAM block 0 on in OFF mode
F RW OFFRAM1	0	Keep RAM block 1 off in OFF mode
	1	Keep RAM block 1 on in OFF mode
G RW OFFRAM2	0	Keep RAM block 2 off in OFF mode
	1	Keep RAM block 2 on in OFF mode
H RW OFFRAM3	0	Keep RAM block 3 off in OFF mode
	1	Keep RAM block 3 on in OFF mode



11.2.6 RESET


Bit number	31 30 29 28	3 27 26 25 24 23 22 21 2	19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
ID (Field ID)				A
Reset value	0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	00000001
ID RW Field Value	e ID Value	Description		
A RW		Enable pin reset in debug register is a retained regis	nterface mode, see the DIF peripheral regi r.	ster. This
	0	Disable		
	1	Enable		

11.2.7 DCDCEN

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	21	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-		-	-	-	-	-			A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0
ID RW Field Value ID	Va	lue			De	scri	pti	on																							
A RW					Er	nabl	e D	C/D	C cc	onve	ertei	r.			1																
	0				Di	sab	le																								
	1				Er	nabl	e																								



12 Clock management (CLOCK)



12.1 Functional description

The system depends on, and generates, two different clocks: a high frequency clock (HFCLK) and a low frequency clock (LFCLK). These clocks are only available when the system is in ON mode.

The HFCLK is fixed to 16 MHz and the LFCLK is fixed to 32,768 kHz.

12.1.1 Low frequency clock (LFCLK)

The system supports three LFCLK clock sources: the 32.768 kHz crystal oscillator, the 32.768 kHz RC oscillator, and the 32.768 kHz synthesized clock, see *Figure 14*. The 32.768 kHz crystal oscillator requires an external AT-cut quartz crystal to be connected to the **XL1** and **XL2** pins in parallel resonant mode. The XL1 and XL2 share pins with the GPIO.

Note: GPIOs that share pins with XL1 and XL2 differ from device to device. For more information, see the device specific product specification.

The LFCLK clock and all of the available LFCLK sources are switched off by default when the system is propagated from OFF to ON mode.

The LFCLK clock is started by first selecting the preferred clock source in the LFCLKSRC register and then triggering the LFCLKSTART task. If the selected clock source cannot be started immediately the 32.768 kHz RC oscillator will start automatically and generate the LFCLK until the selected clock source is available.

The LFCLK is stopped by triggering the LFCLKSTOP task. The LFCLKSRC register should only be modified when the LFCLK is not running.

The 32.768 kHz crystal oscillator utilizes an amplitude regulated architecture to achieve low current consumption and fast start-up. The 32.768 kHz crystal oscillator is also designed to work with one of the following alternative external sources:

- A rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.
- A low swing clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.



The synthesized 32.768 kHz clock depends on the HFCLK to run. If 250 ppm accuracy is required for the LFCLK running off the synthesized 32.768 kHz clock, the HFCLK must be generated from the 16/32 MHz crystal oscillator.

12.1.2 High frequency clock (HFCLK)

The system supports two high frequency clock sources: the 16/32 MHz crystal oscillator and the 16 MHz RC oscillator, see *Figure 14*. The HFCLK (16/32 MHz) crystal oscillators require an external AT-cut quartz crystal to be connected to the **XC1** and **XC2** pins in parallel resonant mode. If a 32 MHz crystal is used the XTALFREQ register must be configured accordingly.

When the system enters ON mode, the 16 MHz RC oscillator will start up automatically to provide the HFCLK to the CPU and other active parts of the system.

The HFCLK crystal oscillator is started by triggering the HFCLKSTART task and stopped using the HFCLKSTOP task. A HFCLKSTARTED event will be generated when the selected HFCLK crystal oscillator has started. The start-up times of the 16 MHz and 32 MHz crystal oscillators are described in the device specific product specification.

The 16 MHz RC oscillator is automatically switched off when one of the HFCLK crystal oscillators is running; it will be switched back on automatically when the HFCLK crystal oscillator is stopped.

If the system does not require a 16 MHz clock, the 16 MHz RC oscillator may be switched off automatically to save power. This occurs if all peripherals that require the HFCLK are appropriately stopped or disabled, and the CPU is sleeping. When this condition is no longer met the 16 MHz RC oscillator is automatically restarted. These optimization steps are only performed when the HFCLK is generated from the 16 MHz RC oscillator.

To use the RADIO and the calibration mechanism associated with the 32.768 kHz RC oscillator, the HFCLK must be generated from a HFCLK crystal oscillator.

The HFCLK crystal oscillators utilize amplitude regulated architecture to achieve low current consumption and fast start-up. The HFCLK crystal oscillators are also designed to work with one of the following alternative external sources:

- A 16 MHz rail-to-rail clock signal applied to the **XC1** pin. The **XC2** pin shall then be left unconnected.
- A 16MHz low swing clock signal applied to the **XC1** pin. The **XC2** pin shall then be left unconnected.

12.1.3 Calibrating the 32.768 kHz RC oscillator

After the 32.768 kHz RC oscillator is started and running, it can be calibrated triggering the CAL task. The 32.768 kHz RC oscillator will then temporarily request the HFCLK to calibrate itself against. A DONE event will be generated when calibration has finished. The best calibration accuracy is achieved if HFCLK is generated from the 16/32MHz crystal oscillator. See the device product specification for recommendations on calibration intervals and crystal accuracy.

12.1.3.1 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator. The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV and generate a CTTO timeout event when it reaches 0. The Calibration timer will stop by itself when it reaches 0.






Figure 15 Calibration timer

Due to limitations in the calibration timer, only one task related to calibration, that is, CAL, CTSTART and CTSTOP, can be triggered for every period of LFCLOCK.

12.2 Registers

Register TASKS HFCLKSTART HFCLKSTOP LFCLKSTART LFCLKSTOP CAL CTSTART CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED DONE	Offset 0x000 0x004 0x008 0x00C 0x010 0x014 0x018 0x100 0x100	Description Start HFCLK crystal oscillator Stop HFCLK crystal oscillator Start LFCLK source Stop LFCLK source Start calibration of LFCLK RC oscillator Start calibration timer Stop calibration timer
HFCLKSTART HFCLKSTOP LFCLKSTOP CAL CTSTART CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED	0x004 0x008 0x00C 0x010 0x014 0x018	Stop HFCLK crystal oscillator Start LFCLK source Stop LFCLK source Start calibration of LFCLK RC oscillator Start calibration timer Stop calibration timer
HFCLKSTOP LFCLKSTART LFCLKSTOP CAL CTSTART CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED	0x004 0x008 0x00C 0x010 0x014 0x018	Stop HFCLK crystal oscillator Start LFCLK source Stop LFCLK source Start calibration of LFCLK RC oscillator Start calibration timer Stop calibration timer
LFCLKSTART LFCLKSTOP CAL CTSTART CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED	0x008 0x00C 0x010 0x014 0x018	Start LFCLK source Stop LFCLK source Start calibration of LFCLK RC oscillator Start calibration timer Stop calibration timer
LFCLKSTOP CAL CTSTART CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED	0x00C 0x010 0x014 0x018 0x018	Stop LFCLK source Start calibration of LFCLK RC oscillator Start calibration timer Stop calibration timer
CAL CTSTART CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED	0x010 0x014 0x018 0x100	Start calibration of LFCLK RC oscillator Start calibration timer Stop calibration timer
CTSTART CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED	0x014 0x018 0x100	Start calibration timer Stop calibration timer
CTSTOP EVENTS HFCLKSTARTED LFCLKSTARTED	0x018 0x100	Stop calibration timer
EVENTS HFCLKSTARTED LFCLKSTARTED	0x100	
HFCLKSTARTED LFCLKSTARTED		
LFCLKSTARTED		
	0x104	16 MHz oscillator started
DONE	0/10/	32 kHz oscillator started
	0x10C	Calibration of LFCLK RC oscillator complete event
СТТО	0x110	Calibration timer timeout
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
HFCLKSTAT	0x40C	Which HFCLK source is running
LFCLKSTAT	0x418	Which LFCLK source is running
LFCLKSRC	0x518	Clock source for the 32 kHz clock
СТІУ	0x538	Calibration timer interval
XTALFREQ	0x550	Crystal frequency
		Table 13 Register overview
2		note to negati overview
\boldsymbol{O}		



HFCLKSTAT 12.2.1

Bit nu	ımber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	76	5 5	5 4	3	2	10	
ID (Fi	eld ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	В	-	-	-	-	-	-				-	-	-	-	- A	
Reset	value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 0	
ID RV	V Field	Value ID	Va	lue			De	escri	ipti	on																							
A R	SRC						A	ctiv	e Clo	ock :	sour	ce																					
		RC	0				1	6 MI	Hz R	Cos	scilla	ator	run	nin	g ar	nd g	ene	rati	ng t	he ł	HFC	LK											
		XTAL	1				1	6/32	MF	lz cr	ysta	al os	scilla	ator	run	ning	g ar	d g	ene	ratir	ng t	he F	IFC	LK									
BR	STATE						Н	FCL FCL FCL	Kno	ot ru		ng												•									
		NOTRUNNING	0																														
		RUNNING	1																														
12.2	2.2	LFCLKSRO	2																				(

12.2.2 LFCLKSRC

Bit nu	mb	per			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Fie	eld	ID)			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- (6		•	-	-	-	-	-	-	-	-	-	-	-	A	A
Reset	val	lue			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	I	Field	Valu	ue ID	Va	lue			De	scri	pti	on						•																		
A RV	N	SRC							Cl	ock	sou	irce																								
			RC		0				32	.76	8 k⊦	lz R	Cos	scilla	ator																					
			XTA	۹L	1				32	.76	8 kF	lz cı	ryst	alo	scill	atoi	•																			
			SYI	NTH	2				32	.76	8 kŀ	lz sy	/nth	nesiz	zer	synt	hes	izin	g 32	2.76	8 k⊦	lz fr	om	16	мн	z sys	sten	n cl	ock							
12.2	.3		LFCL	.KST	A	Г																														

12.2.3 LFCLKSTAT

Bit number ID (Field ID)			27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reset value		0 0 0 0	• • • • • • • • • • • • • • • • • • •
ID RW Field \	/alue ID	Value	Description
A R SRC			Active Clock source
	RC	0	32.768 kHz RC oscillator running and generating the LFCLK
	XTAL	1	32.768 kHz crystal oscillator running and generating the LFCLK
	SYNTH	2	32.768 kHz synthesizer synthesizing 32.768 kHz from 16 MHz system clock
B R STATE			LFCLK state
	NOTRUNNING	0	LFCLK not running
	RUNNING	1	LFCLK running



12.2.4 CTIV

Bit number	31 30 29 2	3 27 26 25 24 23 22 21 20 19 18 17 16	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID (Field ID)	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID RW Field Value ID	Value	Description		
A RW		Calibration timer interval in multiples of 0. Range: 0.25 seconds to 31.75 seconds.).25 seconds.	

12.2.5 XTALFREQ

3

C

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		
Reset value	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID	Value	Description
A RW		Select nominal frequency of external crystal for HFCLK. This register has to match the actual crystal used in design to enable correct behavior.
	0xFF	16 MHz crystal is used.
	0x00	32 MHz crystal is used.

Se



13 GPIO




Figure 16 GPIO Port and the GPIO pin details

Figure 16 illustrates the GPIO port containing 32 individual pins, where **PIN0** is illustrated in more detail as a reference. All the signals on the left side of the illustration are used by other peripherals in the system, and therefore, are not directly available to the CPU.

13.1 Functional description

The GPIO Port peripheral implements up to 32 pins, **PIN0** through **PIN31**. Each of these pins can be individually configured in the PIN_CNF[n] registers (n=0..31). The following parameters can be configured through these registers:

- Direction
- Drive strength
- · Enabling of pull-up and pull-down resistors
- Pin sensing
- Input buffer disconnect
- Analog input (for selected pins)

The PIN[n].CNF registers are retained registers. See *chapter 11 on page 36* for more information about retained registers.

Pins can be individually configured, through the pin sense mechanism, to detect either a high level or a low level on their input. When the correct level is detected, the sense mechanism raises the DETECT signal line, which can then be read by other peripherals in the system, see *Figure 16*. This mechanism is functional in both ON and OFF mode.

The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see *Figure 16.* Inputs must be connected in order to get a valid input value in the IN register and for the sense mechanism to get access to the pin.

Other peripherals in the system can attach themselves to GPIO pins and override their output value and configuration, or read their analog or digital input value, see *Figure 16*.



Selected PINs also support analog input signals, see ANAIN in *Figure 16 on page 54*. Pins that support analog input signals vary between devices, see the product specification for your device for more details.

Pin direction can be configured both in the DIR register as well as through the individual PIN_CNF[n] registers. A change in one register will automatically be reflected in the other register.

13.2 Registers

Register	Offset	Description	
REGISTERS			
OUT	0x504	Write GPIO port	
OUTSET	0x508	Set individual bits in GPIO port	
OUTCLR	0x50C	Clear individual bits in GPIO por	t
N	0x510	Read GPIO port	
DIR	0x514	Direction of GPIO pins	
DIRSET	0x518	Setting DIR register	
DIRCLR	0x51C	Clearing DIR register	\mathbf{O}
PIN_CNF[0]	0x700	Configuration of pin 0	
•			
PIN_CNF[31]	0x77C	Configuration of pin 31	



13.2.1 OUT

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		^	^	•	•	^						٨	A	^	Δ	Δ	^	Α	^	A	^	^	A	^	•	^	•	•	٨	^	^	^	•
ID (Field ID)						K			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	escri	ipti	on																								
A RW				1		Re	egis	ter t	to w	/rite	e to f	the	who	ole G	SPIC) po	ort. E	Bit p	osit	ion	in r	egis	ster	rela	ate	s to	o pi	n					
							-						.g. bi									-					•						
			/																														
13.2.2 I	IN																																
13.2.2 I	N																																
13.2.2 I Bit number	IN	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	N		30 A				26 A		24 A	23 A	22 A	21 A	20 A	19 A		17 A						11 A		-	_	-	Ŭ	_	4 A	3 A	2 A	1 A	0 A
Bit number ID (Field ID)	N	A							-			21 A	20 A	19 A										-	_	-	Ŭ	_	4 A	3 A	2 A	1 A	0 A
Bit number	N								-			21 A 0	20 A 0	19 A 0										-	_	-	Ŭ	_	4 A 0	3 A 0	2 A 0	1 A 0	0 A 0
Bit number ID (Field ID)	Value ID	A 0				A 0		A 0	A 0			21 A 0	20 A 0	19 A 0										-	_	-	Ŭ	_	4 A 0	3 A 0	2 A 0	1 A 0	0 A 0
Bit number D (Field ID) Reset value	8	A 0	A 0			A 0 De	A 0 escri	A 0 iptic	A 0 on	A 0	A 0	A 0	20 A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	0	0	2 A 0	1 A 0	0 A 0



OUTSET 13.2.3

Bit number	31 30 29 2	8 27 26 25 24 23 22 21	1 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	210
ID (Field ID)	A A A /		A A A A A A A A A A A A A A A A A A A	
Reset value	0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000
ID RW Field	Value ID Value	Description		
A RW		number in GPIO port, e.	he GPIO port high ('1'). Bit position in register relates to pin .g. bit 0 relates to GPIO pin number 0. Setting a '1' in one of will set the corresponding bit in the GPIO port high.	

13.2.4 OUTCLR

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	: 1	1 0	,
ID (Field	ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A		4 <i>I</i>	
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) () (,
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																									
A RW															GPI0 it 0 r																				

6

13.2.5 DIR

Bit number	31	1 30	29	28	27	26	25	24	23	22	21	20	19	18	s 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID Va	alue			De	scri	pti	on																								
A RW					nu th	imb e bit	ier i ts ir	n Gl 1 the	PIO e reg	por giste	t, e er v	n of p .g. bi vill co '0' w	it 0 i onfi	rela gur	ites f re th	to G ie co	iPIO orre	, pin spoi	nuı ndir	mbe ng G	er 0. GPIC	Sett pin	ting	g a '	'1' i	n o	ne	of				

DIRSET 13.2.6

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 ID (Field ID) A <t< th=""></t<>
Reset value 0 <th< td=""></th<>
ID RW Field Value ID Value Description A RW Register to set individual bits in the DIR register, which subsequently sets individual GPIO pins as outputs. Setting a '1' in one or more bits in this register will
A RW Register to set individual bits in the DIR register, which subsequently sets individual GPIO pins as outputs. Setting a '1' in one or more bits in this register will
individual GPIO pins as outputs. Setting a '1' in one or more bits in this register will



13.2.7 DIRCLR

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID RW Field	Value ID	Va	lue			De	escri	ipti	on																									
A RW						ir	ndivi	idua	al Gl	PIO	ind pins	asi	inpu	ut. S	etti	ng a	ı '1'	in o	ne o									wil	11					

13.2.8 PIN_CNF[n] (n=0..31)

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	2 2'	2	0 1	9 1	18	17	16	15	14	13	12	11	10	9	8	76	5	4	3 2	2 1
D (Field	ID)			-	-	-	-	-	-	-	-	-	-	-	-	-	• •	E	E	-	-	-	-	-	D	D	D·		-	-	c (с в
Res	et va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	(D (0	0	0	0	0	0	0	0	0	0	b o	0	0	0 () 1
ID	RW	Field	Value ID	Valu	ue			De	scri	ipti	on																						
А	RW	DIR						Pi	n di	irect	ion																						
			INPUT	0				Co	onfi	gure	e pi	n as	an	inp	ut į	oin							5										
			OUTUT	1				Co	onfi	gure	e pi	n as	an	out	pu	t pir	n																
В	RW	INPUT						Co	onn	ect	or c	lisco	onn	ect	inp	ut k	ouf	fer															
			CONNECT	0				Co	onn	ect	inp	ut b	uffe	er																			
			DISCONNECT	1				Di	sco	nne	ect i	npu	it b	uffe	r																		
С	RW	PULL																															
			DISABLED	0				No	οpι	ıll																							
			PULLDOWN	1				Ρι	ıll d	lowi	n or	n pir	n																				
			PULLUP	3				Ρι	ıll u	ip oi	n pi	n																					
D	RW	DRIVE						6																									
			S0S1	0				St	anc	lard	0, s	tan	dar	d 1																			
			H0S1	1				Hi	gh	driv	e 0,	sta	nda	ard	I																		
			SOH1	2				St	anc	lard	0, ł	nigh	dri	ive	I																		
			H0H1	3				Hi	gh	driv	e 0,	hig	h d	lrive	1																		
			D0S1	4						nne																							
			D0H1	5						nne			-																				
			S0D1	6						lard																							
			H0D1	7					-	driv																							
E	RW	SENSE								ensii	-	nec	har	nism	1																		
			DISABLED	0						led																							
			HIGH	2						e for	-																						
K			LOW	3				Se	ense	e for	lov	v lev	/el																				



14 GPIO tasks and events (GPIOTE)

14.1 Functional description

The GPIO Tasks and Events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events.

A task can be used for performing the following write operations to a pin:

- Set
- Clear
- Toggle

An event can be generated from any of the following input pins using the GPIO DETECT signal:

- Rising edge
- Falling edge
- Any change

14.1.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins; the OUT[n] tasks and the IN[n] events. The tasks can be used for writing to individual pins, and the events can be generated from changes occurring at the inputs of individual pins.

The tasks and events are configured using the CONFIG[n] registers. Every pair of OUT[n] tasks and IN[n] events has one CONFIG[n] register associated with it.

When an OUT[n] task or an IN[n] event has been configured to operate on a pin, the pin can only be written from the GPIOTE module. Attempting to write a pin as a normal GPIO pin will have no effect.

As long as an OUT[n] task or an IN[n] event is configured to control a pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value as specified in the GPIO will therefore be ignored as long as the pin is controlled by GPIOTE. When the GPIOTE is disconnected from a pin, see MODE field in CONFIG[n] register, the associated pin will get the output and configuration values specified in the GPIO module.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

14.1.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal. The event will be generated on the rising edge of the DETECT signal. See *section 13.1 on page 54* for more information about the DETECT signal.

This feature is always enabled although the peripheral itself appears to be IDLE, that is, no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake-up the CPU from a WFI or WFE type sleep in System ON with all peripherals and the CPU idle, that is, lowest power consumption in System ON mode.



14.2 Registers

TASKS OUT[0] 0x000 Task for writing to pin specified by PSEL in CONFIG[1). OUT[2] 0x000 Task for writing to pin specified by PSEL in CONFIG[2]. OUT[3] 0x000 Task for writing to pin specified by PSEL in CONFIG[2]. OUT[3] 0x000 Task for writing to pin specified by PSEL in CONFIG[3]. EVENTS Interview of the generated from pin specified by PSEL in CONFIG[2]. IN[2] 0x108 Event generated from pin specified by PSEL in CONFIG[3]. IN[2] 0x108 Event generated from pin specified by PSEL in CONFIG[3]. IN[3] 0x102 Event generated from pin specified by PSEL in CONFIG[3]. IN[3] 0x102 Event generated from pin specified by PSEL in CONFIG[3]. IN[3] 0x102 Event generated from multiple input pins. REGISTERS INTENSET 0x304 INTENSET 0x304 Interrupt enable set register. INTENSET 0x304 Interrupt enable clear register. CONFIG[1] 0x514 Configuration for OUT[1] task and IN[2] event. CONFIG[2] 0x518 Configuration for OUT[1] task and IN[2] event. CONFIG[3] 0x51C Configuratind for OUT[2] task and IN[3] event.	Registers	Offset	Description
OUT[1]0x004Task for writing to pin specified by PSEL in CONFIG[1].0UT[2]0x008Task for writing to pin specified by PSEL in CONFIG[2].0UT[3]0x00CTask for writing to pin specified by PSEL in CONFIG[3]. EVENTS Intervent generated from pin specified by PSEL in CONFIG[0].IN[1]0x104Event generated from pin specified by PSEL in CONFIG[1].IN[2]0x108Event generated from pin specified by PSEL in CONFIG[2].IN[3]0x10CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generated from multiple input pins. REGISTERS Interrupt enable set register.INTENSET0x304Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[2] event.CONFIG[2]0x518Configuration for OUT[3] task and IN[3] event.Table 15 Register overview	TASKS		
OUT[2]0x008Task for writing to pin specified by PSEL in CONFIG[2].OUT[3]0x00CTask for writing to pin specified by PSEL in CONFIG[3].EVENTSIN[0]0x100Event generated from pin specified by PSEL in CONFIG[0].IN[1]0x104Event generated from pin specified by PSEL in CONFIG[1].IN[2]0x108Event generated from pin specified by PSEL in CONFIG[2].IN[3]0x10CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generated from multiple input pins.REGISTERSInterrupt enable set register.INTENSET0x304Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[3] event.	OUT[0]	0x000	Task for writing to pin specified by PSEL in CONFIG[0].
OUT[3]0x00CTask for writing to pin specified by PSEL in CONFIG[3].EVENTSIN[0]0x100Event generated from pin specified by PSEL in CONFIG[0].IN[1]0x104Event generated from pin specified by PSEL in CONFIG[1].IN[2]0x108Event generated from pin specified by PSEL in CONFIG[2].IN[3]0x10CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generate from multiple input pins.REGISTERSInterrupt enable set register.INTENSET0x304Interrupt enable set register.INTENCLR0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x510Configuration for OUT[2] task and IN[3] event.Table 15 Register overview	OUT[1]	0x004	Task for writing to pin specified by PSEL in CONFIG[1].
EVENTS IN[0] 0x100 Event generated from pin specified by PSEL in CONFIG[0]. IN[1] 0x104 Event generated from pin specified by PSEL in CONFIG[1]. IN[2] 0x108 Event generated from pin specified by PSEL in CONFIG[2]. IN[3] 0x10C Event generated from pin specified by PSEL in CONFIG[3]. PORT 0x17C Event generate from multiple input pins. REGISTERS INTENSET 0x304 INTERNCLR 0x308 Interrupt enable clear register. INTENCLR 0x510 Configuration for OUT[0] task and IN[0] event. CONFIG[0] 0x514 Configuration for OUT[1] task and IN[1] event. CONFIG[2] 0x518 Configuration for OUT[2] task and IN[2] event. CONFIG[3] 0x51C Configuration for OUT[3] task and IN[3] event.	OUT[2]	0x008	Task for writing to pin specified by PSEL in CONFIG[2].
IN[0]0x100Event generated from pin specified by PSEL in CONFIG[0].IN[1]0x104Event generated from pin specified by PSEL in CONFIG[1].IN[2]0x108Event generated from pin specified by PSEL in CONFIG[2].IN[3]0x10CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generate from multiple input pins. REGISTERS Interrupt enable set register.INTENSET0x304Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.	OUT[3]	0x00C	Task for writing to pin specified by PSEL in CONFIG[3].
IN[1]0x104Event generated from pin specified by PSEL in CONFIG[1].IN[2]0x108Event generated from pin specified by PSEL in CONFIG[2].IN[3]0x10CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generate from multiple input pins. REGISTERS Interrupt enable set register.INTENSET0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[2] event.CONFIG[2]0x518Configuration for OUT[3] task and IN[3] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.	EVENTS		
IN[2]0x108Event generated from pin specified by PSEL in CONFIG[2].IN[3]0x10CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generate from multiple input pins. REGISTERS INTENSET0x304Interrupt enable set register.INTENCLR0x508Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.Table 15 Register overview	IN[0]	0x100	Event generated from pin specified by PSEL in CONFIG[0].
IN[3]0x10CEvent generated from pin specified by PSEL in CONFIG[3].PORT0x17CEvent generate from multiple input pins. REGISTERS INTENSET0x304Interrupt enable set register.INTENCLR0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.	IN[1]	0x104	Event generated from pin specified by PSEL in CONFIG[1].
PORT0x17CEvent generate from multiple input pins.REGISTERSINTENSET0x304Interrupt enable set register.INTENCLR0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.Table 15 Register overview	IN[2]	0x108	Event generated from pin specified by PSEL in CONFIG[2].
REGISTERSINTENSET0x304Interrupt enable set register.INTENCLR0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.Table 15 Register overview	IN[3]	0x10C	Event generated from pin specified by PSEL in CONFIG[3].
INTENSET0x304Interrupt enable set register.INTENCLR0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.Table 15 Register overview	PORT	0x17C	Event generate from multiple input pins.
INTENCLR0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.Table 15 Register overview	REGISTERS		
INTENCLR0x308Interrupt enable clear register.CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.Table 15 Register overview	INTENSET	0x304	Interrupt enable set register.
CONFIG[0]0x510Configuration for OUT[0] task and IN[0] event.CONFIG[1]0x514Configuration for OUT[1] task and IN[1] event.CONFIG[2]0x518Configuration for OUT[2] task and IN[2] event.CONFIG[3]0x51CConfiguration for OUT[3] task and IN[3] event.Table 15 Register overview			
CONFIG[1] 0x514 Configuration for OUT[1] task and IN[1] event. CONFIG[2] 0x518 Configuration for OUT[2] task and IN[2] event. CONFIG[3] 0x51C Configuration for OUT[3] task and IN[3] event. Table 15 Register overview			
CONFIG[2] 0x518 Configuration for OUT[2] task and IN[2] event. CONFIG[3] 0x51C Configuration for OUT[3] task and IN[3] event. Table 15 Register overview			
CONFIG[3] 0x51C Configuration for OUT[3] task and IN[3] event. Table 15 Register overview			
Table 15 Register overview			



14.2.1 CONFIG[n] (n=0..3)

Reset value Value ID Value Description A RW MODE Mode Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID A RW MODE Event mode. The pin specified by PSEL will be configured as an input and the ININ event will be generated if operation specified in POLARITY occurs on the pin. B RW PSEL TASK 3 Task mode. The pin specified by PSEL will be configured as an output and the pin. C RW PSEL (0.31) Pin number associated with OUTIN task will perform the operation specified by PSEL will be configured as an output and the pin can no longer be written as a regular output pin from the CPIO module. B RW PSEL (0.31) Pin number associated with OUTIN task will perform the operation specified by PSEL will be configured as an output and the pin can no longer be written as a regular output pin from the CPIO module. B RW PSEL (0.31) Pin number associated with OUTIN task will perform the operation on pin. C RW POLARITY Task mode: Clear pin from OUTIN task. Event mode: Generate IN[n] event. LOTOHI 1 Task mode: Clear pin from OUTIN task. Event mode: Generate IN[n] event when rising edge on pin. PIN RW OUTINIT VMen in task mode: Cl	IC Fried Value ID Value ID Value ID Object Image: Control of the	DIFICIÓN v<	Diffield UP V	Image: Contract of the contract	ID Cf Field Value ID Value ID Value ID Object Value ID Object IDSABLED		-			
Reset value Value ID Value ID Value ID Value ID Description A RW MODE Mode Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID Mode A RW MODE In a second of the pin specified by PSEL will not be acquired by the GPIOTE module. Value ID Mode B RW PSEL DISABLED In a second of the pin specified by PSEL will be configured as an input and the IN[[n] event will be generated if operation specified by POLARITY occurs on the pin. B RW PSEL [0.31] Pin number associated with OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output time form the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Generate IN[n] event when rising edge on pin. I LOTOHI 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. Value ID event mode: Generate IN[n] event when the GPIOTE channel is configured. D RW OUTINIT Value ID Event mode: Initial value of pin before task triggering is low. Value ID Ev	Reset value Value ID Value ID Value ID Description IN RW MODE Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID IN VA VALUE ID I Event mode. The pin specified by PSEL will be configured as an input and the INI(n) event will be generated if operation specified in POLARITY occurs on the pin. IN VALUE ID I Event mode. The pin specified by PSEL will be configured as an output and the INI(n) event will be generated if operation specified by PSEL will be configured as an output and the pin. IN TASK 3 Task mode: The pin specified by PSEL will be configured as an output and the pin and	Reset value Value ID Value ID Value ID Value ID Description A RW MODE Mode Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID Mode A RW MODE In a second of the pin specified by PSEL will not be acquired by the GPIOTE module. Value ID Mode B RW PSEL DISABLED In a second of the pin specified by PSEL will be configured as an input and the IN[[n] event will be generated if operation specified by POLARITY occurs on the pin. B RW PSEL [0.31] Pin number associated with OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output time form the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Generate IN[n] event when rising edge on pin. I LOTOHI 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. Value ID event mode: Generate IN[n] event when the GPIOTE channel is configured. D RW OUTINIT Value ID Event mode: Initial value of pin before task triggering is low. Value ID Ev	Reset value Value ID Value Value Description IN RW MODE Mode Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID IN RW MODE Value ID Image: Comparison of the pin specified by PSEL will not be acquired by the GPIOTE module. Value ID IN VALUE ID Image: Comparison of the pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY on the pin. When enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from OUT[n] task and IN[n] event. IN PSEL [031] When in task mode: Clear pin from OUT[n] task. IN VALUE ID Image: Task mode: Clear pin from OUT[n] task. IN VALUE ID Image: Task mode: Clear pin from OUT[n] task. IN VALUE ID Image: Task mode: Clear pin from OUT[n] task. IN VALUE ID Image: Task mode: Clear pin from OUT[n] task. IN VALUE ID Image: Task mode: Clear pin from OUT[n] task. IN VALUE ID Task mode: Clear pin from OUT[n] task. IN VALUE ID Task mode: Clear pin from OUT[n] task. IN VALUE ID Task mode: Clear pin from OUT[n] t	Reset value Value ID Value ID Value ID Description IN RW MODE Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Value ID IN VA VALUE ID I Event mode. The pin specified by PSEL will be configured as an input and the INI(n) event will be generated if operation specified in POLARITY occurs on the pin. IN VALUE ID I Event mode. The pin specified by PSEL will be configured as an output and the INI(n) event will be generated if operation specified by PSEL will be configured as an output and the pin. IN TASK 3 Task mode: The pin specified by PSEL will be configured as an output and the pin and	Reset value Value ID Value ID Value ID Polon Description IN RW MODE DISABLED 0 DISABLED DISABLED <td></td> <td>iber</td> <td></td> <td>31 30 29 28</td> <td>27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>		iber		31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D RW Field Value ID Value ID Description A RW MODE Mode DisAbled. Pin specified by PSEL will not be acquired by the GPIOTE module. I EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin. Nhoen enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task and IN(n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. VHTIDLO 2 Task mode: Set pin from OUT(n) task. Event mode: Generate IN(n) event when failing edge on pin. First LOTOHI 1 Task mode: Clear pin from OUT(n). VEVENT VHTIDLO 2 Task mode: Clear pin from OUT(n). Event mode: Generate IN(n) event when failing edge on pin. Event mode: Generate IN(n) event when failing edge on pin. VEVENT VHTINIT When in task mode: Initial value of	D RW Field Value ID Value ID Description A RW MODE Mode Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. I EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin. When enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY USTON When in task mode: Operation to be performed on output when OUT(n) task is triggered. R RUM POLARITY In task mode: Set pin from OUT(n) task. Event mode: Generate IN(n) event when failing edge on pin. R RUM OUTINIT 1 Task mode: Clear pin from OUT(n). R RUM OUTINIT In task mode: Generate IN(n) event when failing edge on pin. R RUM OUTINIT Task mode: Clear pin from OUT(n). R RUM O	D RW Field Value ID Value ID Description A RW MODE Mode DisAbled. Pin specified by PSEL will not be acquired by the GPIOTE module. I EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin. Nhoen enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task and IN(n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. VHTIDLO 2 Task mode: Set pin from OUT(n) task. Event mode: Generate IN(n) event when failing edge on pin. First LOTOHI 1 Task mode: Clear pin from OUT(n). VEVENT VHTIDLO 2 Task mode: Clear pin from OUT(n). Event mode: Generate IN(n) event when failing edge on pin. Event mode: Generate IN(n) event when failing edge on pin. VEVENT VHTINIT When in task mode: Initial value of	D RW Field Value ID Value ID Description A RW MODE Mode DisAbled. Pin specified by PSEL will not be acquired by the GPIOTE module. I EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin. Nhoen enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task and IN(n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. VHTIDLO 2 Task mode: Set pin from OUT(n) task. Event mode: Generate IN(n) event when failing edge on pin. First LOTOHI 1 Task mode: Clear pin from OUT(n). VEVENT VHTIDLO 2 Task mode: Clear pin from OUT(n). Event mode: Generate IN(n) event when failing edge on pin. Event mode: Generate IN(n) event when failing edge on pin. VEVENT VHTINIT When in task mode: Initial value of	D RW Field Value ID Value ID Description A RW MODE Mode DISABLED 0 DIsabled. Pin specified by PSEL will not be acquired by the GPIOTE module. I EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n] event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n] task will perform the operation specified by POLARITY on the pin when enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. IS RW PSEL [0.31] Pin number associated with OUT(n] task and IN(n] event. K RW POLARITY USAN Task mode: Set pin from OUT(n] task. K RW POLARITY In task mode: Generate IN(n) event when failing edge on pin. K RW OUTINIT 1 Task mode: Generate IN(n) event when failing edge on pin. K RW OUTINIT 2 Task mode: Generate IN(n] event when failing edge on pin. K RW OUTINIT 1 Task mode: Generate IN(n] event when failing edge on pin. K RW	ID RW Field Value ID Value ID Description A RW MODE Mode DISABLED 0 DIsabled. Pin specified by PSEL will not be acquired by the GPIOTE module. I EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin when enabled as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a task the GPIOTE module will acquire the pin and the pin team of the pin from OUT(n) task. Event mode: Generate IN(n) event when failing edge on pin. I I Task mode: Clear pin from OUT(n). Event mode: Generate IN(n) when any change on pin. I TOGGLE 3 Task mode: Generate IN(n) when any change on pin.	ID (Field	d ID)			D C C B B B B B A A
A RW MODE Mode I DISABLED 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. E EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n] event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin specified as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n] task and IN(n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. Vhen In event mode: Operation on input that shall trigger IN(n] event. 1 Task mode: Generate IN(n] event when rising edge on pin. C RW POLARITY 2 Task mode: Clear pin from OUT(n] task. Event mode: Generate IN(n] event when rising edge on pin. Event mode: Generate IN(n] event when falling edge on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. V UVINIT When in ack mode: Initial value of pin bef	A RW MODE Mode Image: A RW DISABLED 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Image: A RW EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n] event will be generated if operation specified in POLARITY occurs on the pin. Image: A RW TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin the new pin can no longer be written as a regular output pin from the GPIO module. Image: B RW PSEL [0.31] Pin number associated with OUT(n) task and IN(n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. Image: C RW POLARITY When in task mode: Coperation on input that shall trigger IN(n] event. C RW POLARITY Task mode: Clear pin from OUT(n) task. Event mode: Generate IN(n] event when rising edge on pin. Task mode: Clear pin from OUT(n) task. Event mode: Generate IN(n] event when any change on pin. Task mode: Clear pin from OUT(n) task. Event mode: Generate IN(n] event when any change on pin. Event mode: Generate IN(n) event when falling edge on pin. D RW	A RW MODE Mode I DISABLED 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. E EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n] event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin specified as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n] task and IN(n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. Vhen In event mode: Operation on input that shall trigger IN(n] event. 1 Task mode: Generate IN(n] event when rising edge on pin. C RW POLARITY 2 Task mode: Clear pin from OUT(n] task. Event mode: Generate IN(n] event when rising edge on pin. Event mode: Generate IN(n] event when falling edge on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. V UVINIT When in event mode: No effect.	A RW MODE Mode I DISABLED 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. E EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n] event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin specified as a task the GPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n] task and IN(n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. Vhen In event mode: Operation on input that shall trigger IN(n] event. 1 Task mode: Generate IN(n] event when rising edge on pin. C RW POLARITY 2 Task mode: Clear pin from OUT(n] task. Event mode: Generate IN(n] event when rising edge on pin. Event mode: Generate IN(n] event when falling edge on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. V UVINIT When in event mode: No effect.	A RW MODE Mode I DISABLED 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. E EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN/In] event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin specified by PSEL will be configured as an output and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [031] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Generate IN[n] event when rising edge on pin. 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when any change on pin. 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. 1 Task mode: Initial value of the output when the GPIOTE channel is configured. D RW OUTINIT When in task mode:	A RW MODE Mode I DISABLED 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. E EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN/In] event will be generated if operation specified in POLARITY occurs on the pin. I TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin specified by PSEL will be configured as an output and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [031] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Generate IN[n] event when rising edge on pin. 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when any change on pin. 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. 1 Task mode: Initial value of the output when the GPIOTE channel is configured. D RW OUTINIT When in task mode:	Reset v	alue		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Image: Section 2 EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. Image: Section 2 TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. Image: Section 2 RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. Image: Section 2 RW POLARITY [0.31] Pin number associated with OUT[n] task. Trigger IN[n] event. Image: Section 2 Image: Section 2 When in task mode: Operation to be performed on output when OUT[n] task is trigger IN[n] event. Image: Section 2 Image: Section 2 Image: Section 2 Task mode: Section 2 Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 <td>Image: Section of the section of th</td> <td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Image: Section 2 EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. Image: Section 2 TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. Image: Section 2 RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. Image: Section 2 RW POLARITY [0.31] Pin number associated with OUT[n] task. Trigger IN[n] event. Image: Section 2 Image: Section 2 When in task mode: Operation to be performed on output when OUT[n] task is trigger IN[n] event. Image: Section 2 Image: Section 2 Image: Section 2 Task mode: Section 2 Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2<td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Image: Section 2 EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. Image: Section 2 TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. Image: Section 2 RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. Image: Section 2 RW POLARITY [0.31] Pin number associated with OUT[n] task. Trigger IN[n] event. Image: Section 2 Image: Section 2 When in task mode: Operation to be performed on output when OUT[n] task is trigger IN[n] event. Image: Section 2 Image: Section 2 Image: Section 2 Task mode: Section 2 Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2<td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3</td><td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3</td><td>ID RW</td><td>Field</td><td>Value ID</td><td>Value</td><td>Description</td></td></td>	Image: Section of the section of th	Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Image: Section 2 EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. Image: Section 2 TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. Image: Section 2 RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. Image: Section 2 RW POLARITY [0.31] Pin number associated with OUT[n] task. Trigger IN[n] event. Image: Section 2 Image: Section 2 When in task mode: Operation to be performed on output when OUT[n] task is trigger IN[n] event. Image: Section 2 Image: Section 2 Image: Section 2 Task mode: Section 2 Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 <td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Image: Section 2 EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. Image: Section 2 TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. Image: Section 2 RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. Image: Section 2 RW POLARITY [0.31] Pin number associated with OUT[n] task. Trigger IN[n] event. Image: Section 2 Image: Section 2 When in task mode: Operation to be performed on output when OUT[n] task is trigger IN[n] event. Image: Section 2 Image: Section 2 Image: Section 2 Task mode: Section 2 Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2<td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3</td><td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3</td><td>ID RW</td><td>Field</td><td>Value ID</td><td>Value</td><td>Description</td></td>	Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. Image: Section 2 EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. Image: Section 2 TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. Image: Section 2 RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. Image: Section 2 RW POLARITY [0.31] Pin number associated with OUT[n] task. Trigger IN[n] event. Image: Section 2 Image: Section 2 When in task mode: Operation to be performed on output when OUT[n] task is trigger IN[n] event. Image: Section 2 Image: Section 2 Image: Section 2 Task mode: Section 2 Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 Task mode: Generate IN[n] event when rising edge on pin. Image: Section 2 Image: Section 2 <td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3</td> <td>Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3</td> <td>ID RW</td> <td>Field</td> <td>Value ID</td> <td>Value</td> <td>Description</td>	Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3	Image: Section 1 DisableD 0 Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN(n) event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT(n) task will perform the operation specified by POLARITY on the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT(n) task will perform the operation the GPIO module. C RW POLARITY [0.31] Pin number associated with OUT(n) task and IN(n) event. C RW POLARITY When in task mode: Operation to be performed on output when OUT(n) task is triggered. When In event mode: Generate IN(n) event when rising edge on pin. Task mode: Generate IN(n) event when rising edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Task mode: Generate IN(n) event when rating edge on pin. Image: TOGGLE 3 Task mode: Inor OUT(n) task. Event mode: Generate IN(n) event when rating edge on pin. Event mode: Generate IN(n) event when rating edge on pin. Image: TogGLE 3	ID RW	Field	Value ID	Value	Description
EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the CPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. C RW POLARITY When in task mode: Coperation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. UOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the CPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. C RW POLARITY When in task mode: Coperation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. UOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the CPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. C RW POLARITY When in task mode: Coperation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. UOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the CPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. C RW POLARITY When in task mode: Coperation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. UOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the CPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. C RW POLARITY When in task mode: Coperation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. UOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	EVENT 1 Event mode. The pin specified by PSEL will be configured as an input and the IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the CPIOTE module will acquire the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. C RW POLARITY When in task mode: Coperation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. UOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	A RW	MODE			Mode
IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When in task mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I TASK 3 Task mode: Clear pin from OUT[n]. task. Event mode: Generate IN[n] event when rising edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event when rising edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] event when rising edge on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in task mode: Initial value of the output when the GPIOTE channel is configured. I LOW 0 Task mode: Initial value of pin before task triggering is low. I Task mode: Initial value of pin before task triggeri	IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin ann on longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY In task mode: Operation to be performed on output when OUT[n] task is triggered. When in task mode: Operation on input that shall trigger IN[n] event. C RW POLARITY Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Initial value of the output when GPIOTE channel is configured. V VHen in task mode: Initial value of pin before task triggering is low. Itask mode: Initial value of pin before task triggering is high.	IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When in task mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I TASK 3 Task mode: Clear pin from OUT[n]. task. Event mode: Generate IN[n] event when rising edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event when rising edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] event when rising edge on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in task mode: Initial value of the output when the GPIOTE channel is configured. I LOW 0 Task mode: Initial value of pin before task triggering is low. I Task mode: Initial value of pin before task triggeri	IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin and the pin can no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When in task mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I TASK 3 Task mode: Clear pin from OUT[n]. task. Event mode: Generate IN[n] event when rising edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event when rising edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] event when rising edge on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in task mode: Initial value of the output when the GPIOTE channel is configured. I LOW 0 Task mode: Initial value of pin before task triggering is low. I Task mode: Initial value of pin before task triggeri	IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin ann no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When in task mode: Operation on input that shall trigger IN[n] event. C RW POLARITY Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] event when rising edge on pin. IV VHen in task mode: Initial value of the output when the GPIOTE channel is configured. V UTINIT When in task mode: Initial value of pin before task triggering is low. II Task mode: Initial value of pin before task triggering is high.	IN[n] event will be generated if operation specified in POLARITY occurs on the pin. TASK 3 Task mode. The pin specified by PSEL will be configured as an output and triggering the OUT[n] task will perform the operation specified by POLARITY on the pin ann no longer be written as a regular output pin from the GPIO module. B RW PSEL [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY [0.31] Pin number associated with OUT[n] task and IN[n] event. C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When in task mode: Operation on input that shall trigger IN[n] event. C RW POLARITY Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Generate IN[n] event when rising edge on pin. ITOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] event when rising edge on pin. IV VHen in task mode: Initial value of the output when the GPIOTE channel is configured. V UTINIT When in task mode: Initial value of pin before task triggering is low. II Task mode: Initial value of pin before task triggering is high.			DISABLED	0	Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module.
Image: Instant of the second secon	Image: Instant of the second secon	Image: Instant of the second secon	Image: Instant of the second secon	Image: Instant of the service of th	Image: Instant of the service of th			EVENT	1	IN[n] event will be generated if operation specified in POLARITY occurs on the
C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. I LOW 0 Task mode: Initial value of pin before task triggering is low. I HIGH Task mode: Initial value of pin before task triggering is high.	C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. I LOW 0 Task mode: Initial value of pin before task triggering is low. I HIGH Task mode: Initial value of pin before task triggering is high.	C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. I LOW 0 Task mode: Initial value of pin before task triggering is low. I HIGH Task mode: Initial value of pin before task triggering is high.	C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. I LOW 0 Task mode: Initial value of pin before task triggering is low. I HIGH Task mode: Initial value of pin before task triggering is high.	C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. I LOW 0 Task mode: Initial value of pin before task triggering is low. I HIGH Task mode: Initial value of pin before task triggering is high.	C RW POLARITY When in task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. I LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. I HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. I TOGGLE 3 Task mode: Clear pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. I When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. I LOW 0 Task mode: Initial value of pin before task triggering is low. I HIGH Task mode: Initial value of pin before task triggering is high.			TASK	3	triggering the OUT[n] task will perform the operation specified by POLARITY on the pin. When enabled as a task the GPIOTE module will acquire the pin and the
triggered. When In event mode: Operation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. HITOLO 2 TAsk mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] event when falling edge on pin. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. When in task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is low.	triggered. When In event mode: Operation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. HITOLO 2 TOGGLE 3 Task mode: Toggle pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. When in task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is low.	triggered. When In event mode: Operation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. HITOLO 2 TAsk mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] event when falling edge on pin. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. When in task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is low.	triggered. When In event mode: Operation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. HITOLO 2 TAsk mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] event when falling edge on pin. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. When in task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is low.	triggered. When In event mode: Operation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. HITOLO 2 TOGGLE 3 Task mode: Toggle pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. When in task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is low.	triggered. When In event mode: Operation on input that shall trigger IN[n] event. LOTOHI 1 Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. HITOLO 2 TOGGLE 3 Task mode: Toggle pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. When in task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is low.	B RW	PSEL		[031]	Pin number associated with OUT[n] task and IN[n] event.
HITOLO 2 Task mode: Generate IN[n] event when rising edge on pin. HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT V When in task mode: Initial value of the output when the GPIOTE channel is configured. U U Task mode: Initial value of pin before task triggering is low. I HIGH 1 Task mode: Initial value of pin before task triggering is high.	HITOLO 2 Task mode: Generate IN[n] event when rising edge on pin. HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT V When in task mode: Initial value of the output when the GPIOTE channel is configured. U U Task mode: Initial value of pin before task triggering is low. I HIGH 1 Task mode: Initial value of pin before task triggering is high.	HITOLO 2 Task mode: Generate IN[n] event when rising edge on pin. HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT V When in task mode: Initial value of the output when the GPIOTE channel is configured. U U Task mode: Initial value of pin before task triggering is low. I HIGH 1 Task mode: Initial value of pin before task triggering is high.	HITOLO 2 Task mode: Generate IN[n] event when rising edge on pin. HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT V When in task mode: Initial value of the output when the GPIOTE channel is configured. U U Task mode: Initial value of pin before task triggering is low. I HIGH 1 Task mode: Initial value of pin before task triggering is high.	HITOLO 2 Task mode: Generate IN[n] event when rising edge on pin. HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT V When in task mode: Initial value of the output when the GPIOTE channel is configured. U U Task mode: Initial value of pin before task triggering is low. I HIGH 1 Task mode: Initial value of pin before task triggering is high.	HITOLO 2 Task mode: Generate IN[n] event when rising edge on pin. HITOLO 2 Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT V When in task mode: Initial value of the output when the GPIOTE channel is configured. U U Task mode: Initial value of pin before task triggering is low. V I HIGH 1 Task mode: Initial value of pin before task triggering is high.	C RW	POLARITY			triggered.
Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. Vhen in event mode: No effect. When in event mode: Initial value of pin before task triggering is low. I LOW 0 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. Vhen in event mode: No effect. When in event mode: Initial value of pin before task triggering is low. I LOW 0 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. Vhen in event mode: No effect. When in event mode: Initial value of pin before task triggering is low. I LOW 0 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. Vhen in event mode: No effect. When in event mode: Initial value of pin before task triggering is low. I LOW 0 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. Vhen in event mode: No effect. When in event mode: Initial value of pin before task triggering is low. I LOW 0 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] event when falling edge on pin. TOGGLE 3 Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. D RW OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. Vhen in event mode: No effect. When in event mode: Initial value of pin before task triggering is low. I LOW 0 Task mode: Initial value of pin before task triggering is high.			LOTOHI	1	
Event mode: Generate IN[n] when any change on pin. D_RW_OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] when any change on pin. D_RW_OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] when any change on pin. D_RW_OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] when any change on pin. D_RW_OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] when any change on pin. D_RW_OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	Event mode: Generate IN[n] when any change on pin. D_RW_OUTINIT When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.			HITOLO	2	
configured. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	configured. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	configured. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	configured. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	configured. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	configured. When in event mode: No effect. LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.			TOGGLE	3	
LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	LOW 0 Task mode: Initial value of pin before task triggering is low. HIGH 1 Task mode: Initial value of pin before task triggering is high.	D RW	OUTINIT			
HIGH 1 Task mode: Initial value of pin before task triggering is high.	HIGH 1 Task mode: Initial value of pin before task triggering is high.	HIGH 1 Task mode: Initial value of pin before task triggering is high.	HIGH 1 Task mode: Initial value of pin before task triggering is high.	HIGH 1 Task mode: Initial value of pin before task triggering is high.	HIGH 1 Task mode: Initial value of pin before task triggering is high.					When in event mode: No effect.
								LOW	0	Task mode: Initial value of pin before task triggering is low.
						0		26	30	
						C			30	
						0		26	30	





15 Programmable Peripheral Interconnect (PPI)




Figure 17 PPI block diagram

15.1 Functional description

The Programmable Peripheral Interconnect (PPI) enables peripherals to interact autonomously with each other using tasks and events independent of the CPU.

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of two end-point registers, the Event End-Point (EEP) and the Task End-Point (TEP). A peripheral task is connected to a Task End-Point using the address of the task register associated with the task. Similarly, a peripheral event is connected to an Event End-Point using the address of the event register associated with the event.

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel Groups through the Groups' ENABLE and DISABLE tasks. Prior to these tasks being triggered, the PPI channel Group must be configured to define which PPI channels belongs to which groups.



PPI tasks (for example, CHG0EN) can be triggered through the PPI like any other task, which means they can be hooked up to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.

15.1.1 Pre-programmed channels

The PPI system has in addition to the fully programmable peripheral interconnections, a set of channels where the event (EEP) and task (TEP) endpoints are set in hardware. These fixed channels can be individually enabled, disabled, or added to PPI channel groups in the same way as ordinary PPI channels.

Channel	EEP	ТЕР
20	TIMER0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMER0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMER0->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMER0->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMER0->TASKS_CAPTURE[2]
28	RTC0->COMPARE[0]	RADIO-> TASKS_TXEN
29	RTC0->COMPARE[0]	RADIO-> TASKS_RXEN
30	RTC0->COMPARE[0]	TIMER0->TASKS_CLEAR
31	RTC0->COMPARE[0]	TIMERO->TASKS_START

Table 16 Pre-programmed channels

15.2 Registers

Register	Offset	Description
TASKS		
CHG[0].EN	0x000	Enable channel group 0
CHG[0].DIS	0x004	Disable channel group 0
CHG[1].EN	0x008	Enable channel group 1
CHG[1].DIS	0x00C	Disable channel group 1
CHG[2].EN	0x010	Enable channel group 2
CHG[2].DIS	0x014	Disable channel group 2
CHG[3].EN	0x018	Enable channel group 3
CHG[3].DIS	0x01C	Disable channel group 3
REGISTERS		
CHEN	0x500	Channel enable
CHENSET	0x504	Channel enable set
CHENCLR	0x508	Channel enable clear
CH[0].EEP	0x510	Channel 0 event endpoint
CH[0].TEP	0x514	Channel 0 task endpoint



Register	Offset	Description
CH[1].EEP	0x518	Channel 1 event endpoint
CH[1].TEP	0x51C	Channel 1 task endpoint
CH[2].EEP	0x520	Channel 2 event endpoint
CH[2].TEP	0x524	Channel 2 task endpoint
CH[3].EEP	0x528	Channel 3 event endpoint
CH[3].TEP	0x52C	Channel 3 task endpoint
CH[4].EEP	0x530	Channel 4 event endpoint
CH[4].TEP	0x534	Channel 4 task endpoint
CH[5].EEP	0x538	Channel 5 event endpoint
CH[5].TEP	0x53C	Channel 5 task endpoint
CH[6].EEP	0x540	Channel 6 event endpoint
CH[6].TEP	0x544	Channel 6 task endpoint
CH[7].EEP	0x548	Channe 7 event endpoint
CH[7].TEP	0x54C	Channel 7 task endpoint
CH[8].EEP	0x550	Channel 8 event endpoint
CH[8].TEP	0x554	Channel 8 task endpoint
CH[9].EEP	0x558	Channel 9 event endpoint
CH[9].TEP	0x55C	Channel 9 task endpoint
CH[10].EEP	0x560	Channel 10 event endpoint
CH[10].TEP	0x564	Channel 10 task endpoint
CH[11].EEP	0x568	Channel 11 event endpoint
CH[11].TEP	0x56C	Channel 11 task endpoint
CH[12].EEP	0x570	Channel 12 event endpoint
CH[12].TEP	0x574	Channel 12 task endpoint
CH[13].EEP	0x578	Channel 13 event endpoint
CH[13].TEP	0x57C	Channel 13 task endpoint
CH[14].EEP	0x580	Channel 14 event endpoint
CH[14].TEP	0x584	Channel 14 task endpoint
CH[15].EEP	0x588	Channel 15 event endpoint
CH[15].TEP		Channel 15 task endpoint
CHG[0]	0x800	Channel group 0
CHG[1]	0x804	Channel group 1
CHG[2]	0x808	Channel group 2
CHG[3]	0x80C	Channel group 3



15.2.1 CHEN

ReservativeConstantIDFieldValue IDIDFieldValue IDARCH0II	D Dis 1 Ena . .	0 0 0 0 nable or disable cl sable	0 0 0 0					
IDFieldValue IDARFieldValue IDARCH0IIIIIIIIIICH1IIICH1IIICH1IIICH1IIICH1IIICH3IIICH3IIICH3IIICH5IIICH6IIICH1IIICH11IIICH13IIICH14IIICH15IIICH14IIICH15IIICH14IIICH15IIICH14IIICH15IIICH14IIICH15IIICH12IIICH13IIICH14IIICH15IIICH14IIICH15IIICH14IIICH15IIICH15IIICH15IIICH15IIICH1	Value Ena D Dis 1 Ena 0 Sin 1 Sin 1	nable or disable cl sable nable						
A R CH0 I 0 I 1 B CH1 B CH2 C CH2 D CH2 D CH3 D CH4 F CH4 F CH5 G CH6 H CH6 J CH7 I CH7 J CH10 I CH11 I CH12 I CH13 I CH12 I CH20 I	Ena D) Dis 1 Ena 	sable nable	hannel 0	Descrip	otion		· ·	
W 0 I 1 B CH1 C CH2 D CH3 D CH3 D CH3 D CH3 F CH4 G CH4 H CH5 G CH6 I CH6 J CH6 I CH10 K CH11 M CH13 N CH12 W CH20	D Dis 1 Ena . .	sable nable	hannel 0		9		5	
B CH1 B CH2 C CH3 D CH4 E CH4 F CH4 G CH4 G CH4 G CH4 G CH6 H CH7 J CH7 I CH10 K CH11 M CH12 N CH13 Q CH12 U CH20 W CH22	1 Ena . .	able	Ś		6		· · · · ·	
B CH1 C CH2 D CH3 E CH3 F CH4 F CH4 F CH5 G CH5 H CH7 J CH7 J CH17 J CH10 M CH11 M CH12 N CH13 Q CH20 V CH21 W CH22			Ś		5		3	
C CH2 D CH3 E CH4 F CH5 G CH6 H CH6 I CH6 J CH6 I CH7 I CH7 I CH9 J CH10 K CH11 M CH12 N CH14 Q CH20 W CH22			Ś		6		。 う	
Image:			Ś		<u></u>		5	
E CH4 F CH5 G CH6 H CH7 I CH7 I CH9 J CH10 K CH11 M CH12 N CH13 P CH12 V CH20 W CH22			Ś		6		5	
F CH5 G CH6 H CH7 I CH7 I CH7 J CH7 J CH9 J CH9 K CH10 L CH12 N CH13 O CH14 P CH20 V CH21 W CH22			Ś		16	5	0	
G CH6 H CH7 I CH8 J CH8 J CH9 K CH10 K CH11 M CH12 N CH13 O CH14 P CH15 U CH20 W CH22			Ś		9		2	
H CH7 I CH8 J CH9 J CH9 K CH10 L CH11 M CH12 N CH13 Q CH14 P CH15 U CH20 W CH22			Ś		16			
I CH8 J CH9 K CH10 L CH11 M CH12 N CH13 O CH14 P CH20 V CH21 W CH22			× O		16			
J CH9 K CH10 L CH11 M CH12 M CH13 N CH14 P CH15 U CH20 W CH22	· · · · · · · · · · · · · · · · · · ·		% 0		Je			
K CH10 L CH11 M CH12 N CH13 O CH14 P CH15 U CH20 W CH21	· · · · · · · · · · · · · · · · · · ·	0	× O					
L CH11 M CH12 N CH12 O CH13 P CH14 U CH20 V CH21 W CH22	· · · · · · · · · · · · · · · · · · ·	0	Ő					
M CH12 N CH13 O CH14 P CH15 U CH20 V CH21 W CH22		0	Ô					
N CH13 O CH14 P CH15 U CH20 V CH21 W CH22	 	0	0					
O CH14 P CH15 U CH20 V CH21 W CH22	 	0	O					
P CH15 U CH20 V CH21 W CH22	. <u>.</u>							
U CH20 V CH21 W CH22								
V CH21 W CH22	• •							
W CH22								
X (1122								
Х СН23								
Y CH24								
Z CH25								
AA CH26								
ВВ СН27								
СС СН28 .								
DD CH29								
EE CH30								
FF CH31								
25								



15.2.2 CHENSET

Bit nu																														
	mber			31 3	0 29	28	2	726	52	25 2	4 23	3 22	21 2	20 1	9 18	3 17	16	15 1	4 13	3 12	2 11	10	98	; 7	6	5	4 3	3 2	21	0
ID (Fie	eld ID))		FF E	E D	D CC	В	B A	ΑZ	<u> </u>	X	W	νι	J -	-	-	- 1	PC) N	м	L	к	ιL	H	G	F	ΕI	D	СВ	A
Reset	value			0 0	0	0	0	0	0) ()	0	0	0 0) ()	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 (0 0	0 0	0
ID F	RW F	ield ۱	Value ID	Valu	e		D	escri	ipti	on																				
A		CH0					E	Enabl	e cł	hanr	nel 0																			
	W			1			E	Enabl	e																					
	R			CHE	N.CH	10	F	Read	valu	ue o	f CH	0 fiel	d in (CHE	N reg	giste	r													
В		CH1						•																		I				
С		CH2						•																					Ť	
D		CH3						•														٠.								
E		CH4						•																						
F		CH5						•																						
		CH6						•												2										
Н		CH7					•	•																						
I		CH8						•										C	$\mathbf{>}$											
		CH9						•										Y												
		CH10						•					4																	
		CH11		•			•	•																						
		CH12						•						K																
		CH13		•			•	•								, ,														
		CH14						•																						
		CH15 CH20					•																							
		CH20					••	•																						
		CH21 CH22		•			•																							
		CH22 CH23		••			Ĉ																							
		CH23 CH24		•																										
Z		CH25		••																										
AA		CH25 CH26						•																						
		CH20		Ë				•																						
СС		CH27 CH28		Ľ.			•	•																						
DD		CH29					••																							
		CH30					•																							
FF							•																							
EE FF		CH31																												



15.2.3 CHENCLR

N N	Restrictiones Viete Viete Viete Pictores Pictores Viete Viete Pictores Viete <th>Dici</th> <th>numl</th> <th>ber</th> <th></th> <th>31 3</th> <th>0</th> <th>29</th> <th>28</th> <th>27</th> <th>2</th> <th>26</th> <th>25</th> <th>24</th> <th>42</th> <th>23 2</th> <th>22</th> <th>21</th> <th>20</th> <th>19</th> <th>1</th> <th>8</th> <th>17</th> <th>16</th> <th>5 1</th> <th>15</th> <th>14</th> <th>13</th> <th>3 12</th> <th>21</th> <th>11</th> <th>0 9</th> <th>8</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>10</th> <th></th>	Dici	numl	ber		31 3	0	29	28	27	2	26	25	24	42	23 2	22	21	20	19	1	8	17	16	5 1	15	14	13	3 12	21	11	0 9	8	7	6	5	4	3	2	10	
ID RV Field Value ID Value Description A CH0 Enable channel 0 W 1 Enable R CH2 CHENCH0 Read value of CH0 field in CHEN register B a. CH1 - - C 1 a. - - C a. CH2 - - F a. CH3 - - F a. CH4 - - J a. CH4 - - J a. CH4 - - J a. CH1 -	ID RV Field Value ID Value Description A CH0 Enable channel 0 W 1 Enable R CHEN.CH0 Read value of CH0 field in CHEN register B a. CH1 - C a. CH2 - C a. CH3 - F a. CH4 - F a. CH4 - G a. CH4 - F a. CH4 - G a. CH4 - G CH4 - - F a. CH4 - - J a. CH4 - - J a. CH4 - - J a. CH1 - - J a. CH1 - - J a. CH1 - J CH1 -	ID (I	Field	ID)		FF E	E	DD) CC	: BE	3 A	٩A	z	Y	X	()	W	v	U	-	-		-	-	F)	0	N	М	L	K	J	Т	Н	G	F	E	D	C	ΒA	
A CH0 Enable channel 0 W 1 Enable R CHENCH0 Read value of CH0 field in CHEN register B - CH1 - C CH1 - - F	A CH0 Enable channel 0 W 1 Enable R CHEN.CH0 Read value of CH0 field in CHEN register B - CH1 - C 0 CH1 - C - CH2 - F - CH3 - F - CH4 - F - CH5 - G - - H - CH5 - - G - - H - - G - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H <	Res	et va	lue		0 0)	0	0	0	C	D	0	0	0) (D	0	0	0	0	(0	0	C)	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
WInEnableRCHENCH0Read value of CHO field in CHEN registerB.0CHENCH0Read value of CHO field in CHEN registerC.0CH2.0D.0CH3.0C.0CH3.0F.0CH4.0F.0CH4.0F.0CH4.0F.0CH4.0F.0CH7.0I.0.0<	WInEnableBRCHEN.CH0Read value of CHO field in CHEN registerBRCH1RCRCH2RDRCH3RCRCH3RFRCH4RRRCH4RRCH4RRRCH4RRRRCH4RRRCH4RRRRRRCH4RRR </th <th>ID</th> <th>RW</th> <th>Field</th> <th>Value ID</th> <th>Valu</th> <th>e</th> <th></th> <th></th> <th>De</th> <th>esc</th> <th>rip</th> <th>tio</th> <th>n</th> <th></th>	ID	RW	Field	Value ID	Valu	e			De	esc	rip	tio	n																											
RCHENCH0Read value of CH0 field in CHEN registerBCH1CCH2DCH3DCH3FCH3FCH4JCH7LJCH7JJJJJJJJJJ	R CHENCH0 Read value of CH0 field in CHEN register B CH1 C CH2 D CH3 D CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH4 T CH14	А		CH0						E	nał	ble	cha	nn	el	0																									
B CH1 C CH2 D CH3 D CH3 F CH4 F CH5 G CH5 H CH6 J CH6 J CH6 J CH6 J CH7 J CH1 J CH1 M CH12 J CH13 J CH14 J CH15 J	BCH1CCH2DCH3FCH4FCH5GCH5HJCH6JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JCH1JJJJJJJJ </td <td></td> <td>W</td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td>E</td> <td>nał</td> <td>ble</td> <td></td>		W			1				E	nał	ble																													
CCH2DCH3ECH4FCH5GCH6HCH6JCH7JCH17JCH18JCH11JCH11NCH12NCH13VCH14VCH22VCH23VCH24ZCH25ACH25BCH28CCH28CCH26BCH28CCH28CCCCCCCC <t< td=""><td>CCH2DCH3ECH4FCH5GCH5HCH7JCH8JCH17JCH18JCH10LCH11NCH12VCH13VCH12VCH22VCH23VCH23ZDCH25UCH24UCH25UCH26DCH25DCH25DCH25DCH26DCH26DCH26DCH26DCH26<t< td=""><td></td><td>R</td><td></td><td></td><td>CHE</td><td>N.C</td><td>CH</td><td>0</td><td>R</td><td>ead</td><td>d va</td><td>alue</td><td>of</td><td>C</td><td>10 f</td><td>ield</td><td>l in (</td><td>CHI</td><td>EN r</td><td>reg</td><td>ist</td><td>er</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<></td></t<>	CCH2DCH3ECH4FCH5GCH5HCH7JCH8JCH17JCH18JCH10LCH11NCH12VCH13VCH12VCH22VCH23VCH23ZDCH25UCH24UCH25UCH26DCH25DCH25DCH25DCH26DCH26DCH26DCH26DCH26 <t< td=""><td></td><td>R</td><td></td><td></td><td>CHE</td><td>N.C</td><td>CH</td><td>0</td><td>R</td><td>ead</td><td>d va</td><td>alue</td><td>of</td><td>C</td><td>10 f</td><td>ield</td><td>l in (</td><td>CHI</td><td>EN r</td><td>reg</td><td>ist</td><td>er</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		R			CHE	N.C	CH	0	R	ead	d va	alue	of	C	10 f	ield	l in (CHI	EN r	reg	ist	er																		
DCH3ECH4FCH5GCH6HCH7JCH7JCH9KCH10KCH11VCH12VCH13VCH14VCH15VCH22VCH23VCH23VCH24VCH25VCH24VCH25VCH26VCH26VCH26VCH26VVVVVVVV	DCH3ECH4FCH5GCH5HCH6JCH7JCH8JCH9KCH10KCH11MCH12MCH13VCH14VCH20VCH23VCH23VCH24VCH25ZZZZZZZZZZZZZZZZZ </td <td>В</td> <td></td> <td>CH1</td> <td></td>	В		CH1																																					
FCH4FCH5GCH6HCH7JCH8JCH8JCH8JCH9KCH10KCH11KCH12NCH13VCH14VCH13VCH12VCH20VCH21YCH23ZCH24ZZZZZZZZZZZZZZZ <tr< td=""><td>FCH4FCH5GCH6HCH7JCH8JCH8JCH9KCH10KCH11KCH12VCH13VCH14VCH15VCH20VCH23YCH24ZKCH25XCH26XCH26XCH26ZZZZZZZZZZZZZZ<</td><td>С</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr<>	FCH4FCH5GCH6HCH7JCH8JCH8JCH9KCH10KCH11KCH12VCH13VCH14VCH15VCH20VCH23YCH24ZKCH25XCH26XCH26XCH26ZZZZZZZZZZZZZZ<	С																																							
F CH5 G CH6 H CH7 J CH8 J CH9 K CH10 K CH11 M CH12 N CH13 V CH13 V CH12 V CH13 V CH13 V CH20 V CH21 X CH23 X CH24 A CH26 A CH25	FCH5GCH6HCH7JCH8JCH9KCH10KCH11MCH12NCH13OCH13VCH15VCH20VCH21XCH23XCH24ZAZZZZZZZZZZZZZZZZZZZZZZ<	D																																				Ť			
G CH6 H CH7 J CH8 J CH9 K CH10 K CH11 M CH12 N CH13 O CH14 V CH20 V CH21 V CH23 X CH23 X CH24 A CH26 A CH26 A CH26 BB CH27	GCH6HCH7JCH8JCH9KCH10KCH11MCH12NCH13OCH14VCH15VCH20VCH21XCH23XCH25AABCH26CCBCH27ECH30EECH30					••																																			
HCH7ICH8JCH9KCH10KCH11MCH12NCH13OCH14VCH15VCH20VCH22VCH23VCH24VCH25VCH26VCH26VCH26VCH26VCH26VCH26VCH26ZCH26ZCH26ZCH26ZCH26ZZZZZZZZ	H CH7 I CH8 J CH9 K CH10 K CH10 K CH11 M CH12 O CH13 O CH14 V CH20 V CH21 V CH21 V CH22 V CH23 Y CH24 A CH26 FB CH26 FE CH26 FE																																		•						
ICH8JCH9KCH10LCH11MCH12OCH13OCH14VCH15VCH20VCH21VCH23VCH23VCH25VCH26VCH26VCH25VCH26VCH26VCH26VCH26ZCH26ACH27BCH28DCH29CCCCCCCC <td>ICH8JCH9KCH10KCH11MCH12VCH13VCH14VCH15VCH20VCH21VCH23VCH23VCH24VCH25VCH26VCH25VCH26VCH25VCH26VCH26VCH26VCH26CCCCCCCCCC<</td> <td></td>	ICH8JCH9KCH10KCH11MCH12VCH13VCH14VCH15VCH20VCH21VCH23VCH23VCH24VCH25VCH26VCH25VCH26VCH25VCH26VCH26VCH26VCH26CCCCCCCCCC<																																								
KCH9KCH10LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH23VCH24ACH25ACH26ACH27BBCH29CKCH29CKCH29CKCH29CKCH29CKCH29CKCH29CKCH29CKCH29CKCH20CKCH20CKCKCKCKCKCKCKCK </td <td>JCH9KCH10LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH23YCH24ACH25BBCH27CCCH28CDCH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECECECECECECE<t< td=""><td></td><td></td><td></td><td></td><td>••</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<></td>	JCH9KCH10LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH23YCH24ACH25BBCH27CCCH28CDCH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECH29CECECECECECECE <t< td=""><td></td><td></td><td></td><td></td><td>••</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>					••																																			
KCH10LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH22VCH23VCH24VCH25ACH26ACH27ACH28BBCH29CCH29DCH29EECH30	KCH10LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH22VCH23VCH24ACH25ACH26BBCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH20CCH20CCCCCCC	-																							4	6															
LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH23VCH23YCH26YCH26YCH26YCH26YCH27YCH26YCH26YCH26YCH26YCH26YCH26YCH26YCH27YCH28YYYYYYYYYYYYYYYY <t< td=""><td>LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH22VCH23YCH24YCH25AABBCH28DUCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH20CCH20CCCCCCCCCC<td></td><td></td><td></td><td></td><td>••</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>K</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td></t<>	LCH11MCH12NCH13OCH14PCH15VCH20VCH21VCH22VCH23YCH24YCH25AABBCH28DUCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH29CCH20CCH20CCCCCCCCCC <td></td> <td></td> <td></td> <td></td> <td>••</td> <td></td> <td>K</td> <td></td>					••																					K														
MCH12NCH13OCH14PCH15UCH20VCH21VCH23YCH23YCH24AAZACH25AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA <td>MCH12NCH13OCH13PCH15UCH20VCH21VCH23YCH23YCH24ZCH25ACH26ACH27ACH28ACH29ACH29ACH30</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td></td>	MCH12NCH13OCH13PCH15UCH20VCH21VCH23YCH23YCH24ZCH25ACH26ACH27ACH28ACH29ACH29ACH30									•																															
NCH13OCH14PCH15UCH20VCH21VCH22XCH23YCH24ACH25ACH26ACH27BBCH28CCH29CCH29CCH29CCH30	NCH13OCH14PCH15UCH20VCH21VCH22XCH23XCH24XCH25ACH26ACH27BBCH28CCH29CCH29CCH29CCH29CCH30																			\leftarrow							<u>.</u>														
OCH14PCH15UCH20VCH21VCH22XCH23YCH24YCH25AACH26BBCH28CUCH29EECH30	OCH14PCH15UCH20VCH21VCH22XCH23YCH24YCH25AACH26BBCH28CUCH29EECH30																			Ą																					
PCH15UCH20VCH21WCH22XCH23YCH24AACH25BBCH28CCCH28EECH30	PCH15UCH20VCH21WCH22XCH23YCH24AACH25BBCH28CCCH28EECH30																																								
UCH20VCH21WCH22XCH23YCH24ZCH25AACH26BBCH27CCCH29EECH30	UCH20VCH21WCH22XCH23YCH24ZCH25AACH26DBCH27EECH29EECH30																																								
VCH21WCH22XCH23YCH24ZCH25AACH26BBCH27CH28DDCH29EECH30	VCH21WCH22XCH23YCH24ZCH25AACH26BBCH27CH28DDCH29EECH30														_																										
WCH22XCH23YCH24ZCH25AACH26BBCH27CCCH28DDCH29EECH30	WCH22XCH23YCH24ZCH25AACH26BBCH27CCCH28DDCH29EECH30													ſ	7																										
XCH23YCH24ZCH25AACH26BBCH27CH2DDCH29EECH30	XCH23YCH24ZCH25AACH26BBCH27CH2DDCH29EECH30																																								
YCH24ZCH25AACH26BBCH27CCCH28DDCH29EECH30	YCH24ZCH25AACH26BBCH27CCCH28DDCH29EECH30										C																														
ZCH25AACH26BBCH27CCCH28DDCH29EECH30	ZCH25AACH26BBCH27CCCH28DDCH29EECH30																																								
AA CH26 <	AA CH26 <							(7																														
BB CH27 CC CH28 DD CH29 EE CH30	BB CH27 CC CH28 DD CH29 EE CH30																																								
CC CH28 DD CH29 EE CH30	CC CH28 DD CH29 EE CH30								1																																
DD CH29 EE CH30	DD CH29 EE CH30	СС		CH28																																					
EE CH30	ЕЕ СНЗО				\square																																				
		V																																							
S																																									



15.2.4 CH[n].EEP (n=0..15)

Event endpoints are only able to recognize addresses from the EVENT group.

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	10
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID RW Field	Value ID	Va	lue	•		De	scr	ipti	on																							
A RW							oint roup		o ev	rent	reg	jiste	r. Ao	ccep	ots o	only	ado	dres	ses	to r	egi	ster	s fro	om	the	e Ev	/en	t				

15.2.5 CH[n].TEP (n=0..15)

316

C

Task endpoints are only able to recognize addresses from the TASK group.

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 !	54	3	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scr	ipti	on											5												
A RW						Po	oint	er to	o tas	sk re	gis	ter.	Acc	epts	on	ly a	ddre	esse	es to	reg	iste	ers f	ron	n th	e Ta	ask	gro	oup				



15.2.6 CHG[n] (n=0..3)

	umbe	r		31 3	30 29	28	27	26	25	24 2	3 22	21	20 1	9 1	8 17	' 16	5 15	14	13 1	2 1	1 10	98	; 7	6 !	54	3	2 1	10
ID (Fi	eld ID)		FF	EE DC	o cc	BB	AA	z	ү х	w	v	U -	-	-	-	Ρ	0 1	N	ΛL	к	Γ	Н	GΙ	FE	D	CE	ВА
Reset	valu	e		0	0 0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0 0	0	0	0 0	0	0 0	D 0
ID	RW	Field	Value ID	Valu	ue		Des	cript	tion																			
А	RW	CH0					Inc	lude	or e	xclu	de ch	ann	el 0 ir	n gro	oup r	ı												•
				0			Exe	clude	•																			
				1			Inc	lude																				
В	RW	CH1																										
С	RW	CH2																										
D	RW	CH3																										
E	RW	CH4																										
F	RW	CH5		•																								
	RW	CH6																	C									
Н	RW	CH7																		, í								
	RW	CH8																										
	RW	CH9															V											
	RW	CH10																										
	RW	CH11		••																								
		CH12		•																								
		CH13																										
		CH14																										
	RW RW	CH15 CH20		•			••																					
	RW	CH20		••																								
		CH21 CH22		•																								
	RW	CH22		••			Ċ																					
		CH23		•																								
	RW	CH24		••		A	÷																					
	RW	CH26																										
		CH27					••																					
СС		CH27 CH28					••																					
DD		CH28																										
				••			••																					
		СПЗО					••																					
EE FF		CH31																										



16 2.4 GHz radio (RADIO)




Figure 18 Radio block diagram

The RADIO contains a 2.4 GHz radio receiver and a 2.4 GHz radio transmitter that is compatible with Nordic's proprietary 2 Mbps, 1 Mbps, and 250 kbps radio modes in addition to 1 Mbps *Bluetooth* Low Energy mode.

The RADIO implements EasyDMA. EasyDMA in combination with an automated packet assembler and packet disassembler, and an automated CRC generator and CRC checker, makes it very easy to configure and use the RADIO. See *Figure 18* for more information.

The RADIO includes a Device Address Match unit and an interframe spacing control unit that can be utilized to simplify address white listing and interframe spacing respectively, in *Bluetooth* Low Energy and similar applications.

The RADIO also includes a Received Signal Strength Indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits have been sent or received by the RADIO.

16.1 Functional description

16.1.1 EasyDMA

The RADIO implements EasyDMA for reading and writing of data packets from and to the RAM without CPU involvement. The EasyDMA cannot access the code memory or any other parts of the address space except for the address space of the RAM.


As illustrated in *Figure 18 on page 69*, the RADIO's EasyDMA utilizes the same PACKETPTR pointer for receiving packets and transmitting packet. The CPU should therefore reconfigure this pointer every time the radio is switched between transmit and receive mode. The MAXLEN register configures the maximum number of bytes that can be transmitted or received by the RADIO within the same packet. This feature can be used to secure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet.



16.1.2 Packet configuration

A radio packet contains the following fields: PREAMBLE, ADDRESS, LENGTH, S0, S1, PAYLOAD, and CRC. The radio sends the different fields in the packet in the order they are shown in *Figure 19*, from left to right. The preamble will be sent least significant bit first on-air.

0x55 = 10101 0xAA= 01010										(
PREAMB	LE	BASE	g PREFIX	S0	LENGTH	S1		PAYLOAD	۰ C	RC		
		LSByte	1	1			LSByte	1	MSByte	1	-	
		ADDRESS		J								



The PREAMBLE is always one byte long taking the value 0xAA or 0x55 depending on the first ADDRESS bit that is sent on air. If the first bit of the ADDRESS is 0 the preamble is set to 0xAA. Otherwise, the PREAMBLE is set to 0x55.

Radio packets are stored in memory inside instances of a radio packet data structure as shown in *Figure 20*. The PREAMBLE, ADDRESS and CRC fields are omitted in this data structure since they are added dynamically when the packet is sent.



Figure 20 In-RAM representation of radio packet, S0, LENGTH, and S1 are optional

The byte ordering on air is always least significant byte first for the ADDRESS and PAYLOAD fields and most significant byte first for the CRC field. The ADDRESS fields are always transmitted and received with least significant bit first on-air. The CRC field is always transmitted and received with the most significant bit first. The bit-endianness (which means the order the bits are sent and received in) of the S0, LENGTH, S1, and PAYLOAD fields can be configured through the ENDIAN field in PCNF1.

The sizes of the S0, LENGTH, and S1 fields can be individually configured through S0S, LS, and S1S in PCNF0 respectively. If any of these fields are configured to be less than 8 bits long, the least significant bits of the fields, as seen from the RAM representation, are used.

If S0, LENGTH, or S1 are specified with zero length, their fields will be omitted in memory. Otherwise, each field is represented as a separate byte, regardless of the number of bits in their on-air counterpart.

16.1.3 Maximum packet length

Independent of the configuration of MAXLEN, the combined length of S0, LENGTH, S1, and PAYLOAD cannot exceed 255 bytes.

16.1.4 Address configuration

The on-air radio ADDRESS field is composed of two parts: the base address field and the address prefix field, see *Figure 19 on page 70*. The size of the base address field is configurable through BALEN in PCNF1. The base address is truncated from LSByte if the BALEN is less than 4.



The on-air addresses are defined in the BASEn and PREFIXn registers. For other radio address registers such as the TXADDRESS, RXADDRESSES and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses are described in *Table 17*.

Logical address	Base address	Prefix byte
0	BASE0	PREFIX0.AP0
1	BASE1	PREFIX0.AP1
2	BASE1	PREFIX0.AP2
3	BASE1	PREFIX0.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

Table 17 Definition of logical addresses

16.1.5 Received Signal Strength Indicator (RSSI)

The radio implements a mechanism for measuring the power in the received radio signal. This feature is called Received Signal Strength Indicator (RSSI).

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI_{RESOLUTION}, see the device specific product specification for details. The RSSI sample will hold the average received signal strength during this sample period.

For the RSSI sample to be valid the radio has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

16.1.6 Data whitening

The RADIO is able to do packet whitening and de-whitening, see WHITEEN in PCNF1 register for how to enable whitening. When enabled, whitening and de-whitening are handled by the RADIO automatically as packets are sent and received, that is, radio packets located in RAM will not be whitened.

The whitening word is generated using polynomial $g(D) = D^7 + D^4 + 1$, which then is XORed with the data packet that is to be whitened, or de-whitened, see *Figure 21*.




Figure 21 Data whitening and de-whitening.



Whitening and de-whitening will be performed over the whole packet, except for the preamble and the address field.


The linear feedback shift register, illustrated in *Figure 21* can be initialized through the DATAWHITEIV register.

16.1.7 Radio states

The radio can enter the states described in Table 18.

State	Description	
DISABLED	No operations are going on inside the radio and the power consumption is at a minimum.	
RXRU	The radio is ramping up and preparing for reception.	
RXIDLE	The radio is ready for reception to start.	
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitore	ed.
TXRU	The radio is ramping up and preparing for transmission.	
TXIDLE	The radio is ready for transmission to start.	
ТХ	The radio is transmitting a packet.	





16.1.8 Maximum consecutive transmission time

Maximum consecutive transmission time is defined as the longest time the RADIO can be active transmitting before it has to be disabled, that is, the longest possible time between READY event and DISABLE task.

Maximum consecutive transmission time for the RADIO is 4 ms running off a 60 ppm crystal and 16 ms running off a 30 ppm crystal.



16.1.9 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode, see TXRU in *Figure 22 on page 72* and *Figure 23*. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiated. A packet transmission is initiated by triggering the START task. As illustrated in *Figure 22 on page 72* the START task can first be triggered after the RADIO has entered into the TXIDLE state.

Figure 23 illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, that is, no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in *Figure 22 on page 72* the RADIO will by default transmit '1's between READY and START and between END and DISABLED.




Figure 23 Transmit sequence

A slightly modified version of the transmit sequence from *Figure 23* is illustrated in *Figure 24* where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, and therefore no delay is introduced.




Figure 24 Transmit sequence using shortcuts to avoid delays.



The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated in *Figure 25*.




Figure 25 Transmission of multiple packets

16.1.10 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp-up in RX mode. An RXRU ramp-up sequence is initiated when the RXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in *Figure 26* the START task can first be triggered after the RADIO has entered into the RXIDLE state.

Figure 27 on page 75 illustrates a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, that is, no shortcuts are used. If shortcuts are not used, a certain amount of delay, caused by CPU execution, is expected between READY and START, and between END and DISABLE. As illustrated in *Figure 27* the RADIO will be listening and possibly receiving undefined data, illustrated with an 'X', from START and until a packet with valid preamble (P) is received.




Figure 26 Receive sequence

A slightly modified version of the receive sequence from *Figure 26 on page 74* is illustrated in *Figure 27* where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, and therefore no delay is introduced.





Figure 27 Receive sequence using shortcuts to avoid delays

The RADIO is able to receive multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated *Figure 28*.



16.1.11 Interframe spacing

Interframe spacing is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet received and to the start of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval as specified in the TIFS register as long as TIFS is not specified to be shorter than the RADIO's startup time (see the radio timing parameters t_{TXEN} and t_{RXEN} in the product specification for details), that is, the time needed to switch off the receiver, and switch back on the transmitter. TIFS is only enforced if END_DISABLE and DISABLED_TXEN shortcuts are enabled. TIFS is only qualified for use in BLE_1MBIT mode.

16.1.12 Device address match

The device address match feature is tailored for address white listing in a *Bluetooth* low energy and similar implementations. This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and as long as RADIO is configured for little endian.



The Device Address match unit assumes that the 48 first bits of the payload is the device address and that bit number 6 in S0 is the TxAdd bit. See the *Bluetooth* specification 4.0 for more information about device addresses, TxAdd, and whitelisting.

The RADIO is able to listen for 8 different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.

16.1.13 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received. By using shortcuts, this counter can be started from different events generated by the RADIO and then count relative to these events.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter starts counting after it is started with the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. The CPU can therefore, after a BCMATCH event, reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter will stop and reset on BCSTOP, STOP, and DISABLE tasks. The bit counter is also stopped and reset on END event unless the END_START shortcut is enabled.

Figure 29 on page 76 illustrates how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload (BCC=12 bits), and generate a second BCMATCH event after sending 2 bytes (BCC=12 + 16 bits) of the payload.




Figure 29 Bit counter example.



16.2 Register

Register	Offset	Description
TASKS		
TXEN	0x000	Enable radio in TX mode.
RXEN	0x004	Enable radio in RX mode.
START	0x008	Start radio.
STOP	0x00C	Stop radio.
DISABLE	0x010	Disable radio.
RSSISTART	0x014	Task for starting the RSSI and take one single sample of the receive signal strength.
RSSISTOP	0x018	Task for stopping the RSSI measurement.
BCSTART	0x01C	Start bit counter.
BCSTOP	0x020	Stop bit counter.
EVENTS		
READY	0x100	Ready event.
ADDRESS	0x104	Address event.
PAYLOAD	0x108	Payload event.
END	0x10C	End event.
DISABLED	0x110	Disabled event.
DEVMATCH	0x114	A device address match occurred on the last received packet.
DEVMISS	0x118	No device address match occurred on the last received packet.
RSSIEND	0x11C	Sampling of receive signal strength complete. A new RSSI sample is ready for readout from the RSSISAMPLE register.
BCMATCH	0x128	Bit counter reached bit count value specified in BCC.
REGISTERS		
SHORTS	0x200	Shortcuts for the radio.
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
CRCSTATUS	0x400	
RXMATCH	0x408	Received address.
RXCRC	0x40C	Received CRC.
DAI	0x410	Device address match index.
PACKETPTR	0x504	Packet pointer.
FREQUENCY	0x508	Frequency.
TXPOWER	0x50C	Output power.
MODE	0x510	Data rate and modulation.
PCNF0	0x514	Packet configuration 0.
PCNF1	0x518	Packet configuration 1.
BASE0	0x51C	Base address 0.
BASE1	0x520	Base address 1.
PREFIXO	0x524	Prefixes bytes for logical addresses 0-3.



Register	Offset	Description
PREFIX1	0x528	Prefixes bytes for logical addresses 4-7.
TXADDRESS	0x52C	Transmit address select.
RXADDRESSES	0x530	Receive address select.
CRCCNF	0x534	CRC configuration.
CRCPOLY	0x538	CRC polynomial.
CRCINIT	0x53C	CRC initial value.
TEST	0x540	Test features enable register.
TIFS	0x544	Interframe Spacing in µs.
RSSISAMPLE	0x548	RSSI sample.
STATE	0x550	Current radio state.
DATAWHITEIV	0x554	Data whitening initial value.
BCC	0x560	Bit counter compare.
DAB[0]	0x600	Device address 0 base segment.
DAB[1]	0x604	Device address 1 base segment.
DAB[7]	0x61C	Device address 7 base segment.
DAP[0]	0x620	Device address 0 prefix.
DAP[1]	0x624	Device address 1 prefix.
DAP[7]	0x63C	Device address 7 prefix.
DACNF	0x640	Device address match configuration.
POWER	0xFFC	Peripheral power control.

Table 19 Register overview

16.2.1 SHORTS

										~-	~ ~															_			
Bit	num	ber		31	30	29	28	27	26	25	24	23	22.2	21.2	20	19	18 1	/ 1	6 15	5 14	13	12	11	10	98	. / 0	554	+ 3	210
ID (Field	d ID)		-	-	-	-	-	-	-	-	-		• •		• •	-	-	-	-	-	-	-	-	- 1	-	GFI	D	C B A
Res	set va	alue		0	0	0	0	0	0	0	0	0	0 () (0 (0 (0	0	0	0	0	0	0	0	0 0	0	000	0 0	000
ID	RW	Field	Value ID	Va	lue			De	scri	ptic	on																		
Α	RW	READY_START						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en	REA	DY e	vent	and	d ST/	ART	tas	k.				
В	RW	END_DISABLE						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en	IND	eve	nt ar	nd D	ISA	BLE	tas	κ.				
с	RW	DISABLED_TXEN						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en	DISA	BLE	D ev	ent	and	ТΧ	EN t	ask.				
D	RW	DISABLED_RXEN						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en	DISA	BLE	D ev	ent	and	RX	EN t	ask.				
E	RW	ADDRESS_RSSISTART						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en /	٩DD	RES	Seve	enta	and	RSS	SIST	ART	task	.		
F	RW	END_START						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en	END	eve	nt ar	nd S	TAR	T ta	sk.					
G	RW	ADDRESS_BCSTART						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en /	٩DD	RES	Seve	enta	and	BCS	STAF	RT ta	ısk.			
L	RW	DISABLED_RSSISTOP						En	abl	e or	disa	able	sho	rtcu	ıt be	etwe	en	DISA	BLE	D ev	ent	and	RS	SIST	OP t	ask	•		



CRCSTATUS 16.2.2

Bit number	31 30 29 2	8 27 26 25 24 23 22 21 20) 19 18 17 16	5 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)					A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description			
A R		CRC status of packet receiv	/ed		
	0	Packet received with CRC e	error		
	1	Packet received with CRC C	Ж		

16.2.3 RXMATCH

Bit number		31	30	29	28	27	26	5 25	5 24	23	3 22	2 21	20	19	18	17	16	15	14	13	12	2 11	10	9 9	8	7	6	5	4	3	2	1 (5
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	E	•		-	Þ	-	-	-	-	A	A	4
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2
ID RW Field	Value ID	Va	lue			De	escr	ipti	ion																								
A R						L	ogio	al a	ddr	ess	on	whi	ch p	revi	ous	pag	cket	wa	s rec	zeiv	ed.												
16.2.4	RXCRC																				/												

16.2.4 RXCRC

Bit number	31 30 29 2	8 27 26 25 24 23 22 21	20 19	9 18 17	7 16 15	14 13	12 11	109876	5 4 3 2 1 0
ID (Field ID)		A A A	A A	ΑΑ	AA	A A	AA	A A A A A	A A A A A A
Reset value	0 0 0 0		0 0	0 0	0 0	0 0	0 0	0 0 0 0 0	0 0 0 0 0 0
ID RW Field	Value ID Value	Description							
A R		CRC field of previously r	eceive	d packe	et.				

16.2.5 PACKETPTR

		A	A	A	A	A	A	A	A	A	A	A	A	A /	\	A	A	A	A	A	A	A	A	A	A	A A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0
ID RW Field	Value ID) Va	lue			De	escr	ipti	on																					
A RW	6					tra w Tł	ans hen his a	mitt 1 rec 1 ddr	ting ceivi ress	ess to , the ing, f is a nt: S	pa the byt	cket rece e ali	poi ive	nted d pao	to l ket	by tł will	iis a be v	ddre	ss v	vill b	e tr	rans	mi	tteo		nd				



16.2.6 **TXPOWER**

Bit number		31 3	0 2	9 28	8 27	26	25	24	23	22	21	20	19	9 18	3 17	7 10	5 15	5 14	13	8 12	2 11	1	0 9	8	7	6	5	4	3	2	1	0
ID (Field ID)			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A	A	A	A	A	A
Reset value		0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Valu	e		De	scri	pti	on																								
A RW					Ra	adio	ou	tput	po	wer	. De	ecisi	ion	poi	nt: ⁻	ГХЕ	N ta	ısk.														
	POS_4_DBM	0x0	4		+	4 dE	ßm																									
	0_DBM	0			0	dBn	۱																									
	NEG_4_DBM	0xF	С		-4	dBr	n																				J					
	NEG_8_DBM	0xF	8		-8	dBr	n																									
	NEG_12_DBM	0xF	4		-1	2 dE	ßm																									
	NEG_16_DBM	0xF	0		-1	6 dE	ßm																									
	NEG_20_DBM	0xE	С		-2	0 dE	ßm																									
	NEG_30_DBM	0xD	8		-3	0 dE	ßm																									
16.2.7	MODE														,			7														
D:4					~-	~ ~ .					~ ~													•	_		_		-	_		

16.2.7 MODE

Bit numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 E	55	4	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	E	-	-	-			-	-	-	-	-	-			-	-	-	-	A	A
Reset val	ue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0) 0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	iptio	on																							
A RW							Th or	ne ra n se	adio tting	sup g are	po e co	rts F mp	req atib	uen	cy-: /ith	eith	t Ke	ying			mod licor						•		ng				
		NRF_1MBIT	0				1	Mbi	t/s l	Vord	lic p	orop	oriet	tary	rad	lio n	nod	e															
		NRF_2MBIT	1				2	Mbi	t/s N	Nord	lic p	orop	oriet	tary	rad	lio n	nod	e															
		NRF_250_KBIT	2				25	50 k	bit/s	s No	rdi	c pr	opri	etar	y ra	adio	mc	ode															
		BLE_1MBIT	3				1	Mbi	t/s E	Blue	too	th L	ow l	Enei	gy.																		

PCNF0 16.2.8

	ID (Field ID) - <	ID (Field ID) - - - - - - - - - - - - - - - A A Reset view 0 </th <th></th> <th></th>		
Reset vilue 0 <th< th=""><th>Reset vilue 0 <th< th=""><th>Reset vilue 0 <th< th=""><th>Bit number</th><th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1</th></th<></th></th<></th></th<>	Reset vilue 0 <th< th=""><th>Reset vilue 0 <th< th=""><th>Bit number</th><th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1</th></th<></th></th<>	Reset vilue 0 <th< th=""><th>Bit number</th><th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1</th></th<>	Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID RWFieldValue IDValueDescriptionA RWLFLEN[08]Length of length field in number of bits. Decision point: START task.B RWSOLEN[01]Length of S0 field in number of bytes. Decision point: START task.	ID RWFieldValue IDValueDescriptionA RWLFLEN[08]Length of length field in number of bits. Decision point: START task.B RWSOLEN[01]Length of S0 field in number of bytes. Decision point: START task.	ID RWFieldValue IDValueDescriptionA RWLFLEN[08]Length of length field in number of bits. Decision point: START task.B RWSOLEN[01]Length of S0 field in number of bytes. Decision point: START task.	ID (Field ID)	ССССВААА
A RWLFLEN[08]Length of length field in number of bits. Decision point: START task.B RWSOLEN[01]Length of S0 field in number of bytes. Decision point: START task.	A RWLFLEN[08]Length of length field in number of bits. Decision point: START task.B RWSOLEN[01]Length of S0 field in number of bytes. Decision point: START task.	A RWLFLEN[08]Length of length field in number of bits. Decision point: START task.B RWSOLEN[01]Length of S0 field in number of bytes. Decision point: START task.	Reset value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
B RW SOLEN [01] Length of S0 field in number of bytes. Decision point: START task.	B RW SOLEN [01] Length of S0 field in number of bytes. Decision point: START task.	B RW SOLEN [01] Length of S0 field in number of bytes. Decision point: START task.	ID RW Field Val	ue ID Value Description
			A RW LFLEN	[08] Length of length field in number of bits. Decision point: START task.
C RW S1LEN [0.8] Length of S1 field in number of bits. Decision point: START task.	C RW S1LEN [08] Length of S1 field in number of bits. Decision point: START task.	C RW S1LEN [08] Length of S1 field in number of bits. Decision point: START task.	B RW SOLEN	[01] Length of S0 field in number of bytes. Decision point: START task.
			C RW S1LEN	[08] Length of S1 field in number of bits. Decision point: START task.



16.2.9 PCNF1

Bit	num	ber		31	30) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	5 14	13	12	11	10	9	8	7 (5 !	54	3	2	1	0
ID	(Field	ID)		-	-	-	-	-	-	E	D	-	-	-	-	-	с	c	С	В	В	В	В	В	В	В	В	A	4	A A	A	A	A	A
Re	set va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0	0	0	0	0
ID	RW	Field	Value ID	Va	lue	•		De	escri	ptic	on																							
A	RW	MAXLEN		[C)25	55]			laxir IAXL					•		• •				•				•		is la	arg	er th	nar	ı				
В	RW	STATLEN		[0)25	55]		th se pa of	tatic han v end/ acke f N b ecisi	wha rece et. If oytes	t is eive you s to	defi the uwa the	ineo e nu ant f e pa	d in mb to s cke	the er o end t.	Len f by	gth tes (fiel defi	ld o ineo	f th d by	e pa / the	acke e Le	et. U ngt	lsua h fie	lly t eld i	he n tl	RA he	DIO RAD	wi IQ	ill				
C	RW	BALEN		[1	l4]			b to	ase a ase a otal a ecisi	addr addr	ress ress	an of i	d th 3 by	e o /tes	ne b									-		· •								
D	RW	ENDIAN							n aiı ecisi					•		t ler	ngth	fie	ld.															
			LITTLE	0				Le	east	sign	ific	ant	bit	on	air fi	irst								Ť										
			BIG	1				Ν	lost	sign	ific	ant	bit	ona	air fi	rst																		
Е	RW	WHITEEN						Pa	acke	t wł	nite	nin	g er	nab	led																			
				0				D	isab	led																								
				1				E	nabl	ed																								

16.2.10 BASE0

Bit number		31	30	29	28	3 27	26	25	24	23	22 2	21 2	20 1	9 18	3 17	16	15	14	13	12	11	10	9	8 7	, 6	55	4	3	2	1
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A /	A A	A	A	A	A	A	A	A	A	A	A	A	۰.	۱A	A	A	Α /	A
Reset value		0	0	0	0	0	0	0	0	0	0 () () ()	0	0	0	0	0	0	0	0	0	0	0 0) () 0	0	0	0 (0
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																					
A RW		_				Ra	adio	ba	se ao	ddre	ss 0.	De	isio	n po	int:	STAF	RT ta	ask.												
16.2.11	BASE1	2				/																								
Bit number	\mathcal{O}	31	30	29	28	3 27	26	25	24	23	22	21 2	20 1	9 18	3 17	16	15	14	13	12	11	10	9	8 7	7 6	55	4	3	2	1
ID (Field ID)	V	A	A	A	A	A	A	A	A	A	A	A /	A A	A	A	A	A	A	A	A	A	A	A	A	• /	A A	A	A	A	ŀ
Reset value		0	0	0	0	0	0	0	0	0	0 (0 () ()	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	C
ID RW Field	Value ID	Va	lue			De	scr	ipti	on																					
A RW						R	adic	ba	se ao	ddre		De	cisio	n po	int:	STAI	RT t	ask.												



16.2.12 PREFIX0

Bit num	ber	3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 !	54	3	2	1	0
ID (Field	d ID)	C	כ	D	D	D	D	D	D	D	c	c	c	С	c	c	c	c	В	В	В	В	В	В	B	В	A	A	A A	A	A	A	A
Reset va	alue	C)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0	0	0	0
ID RW	Field	Value ID V	/al	ue			De	escri	ptio	on																							
A RW	AP0						A	ddre	ess p	orefi	x 0.	Deo	isio	n p	oint	: ST/	ART	tasl	κ.														
B RW	AP1																																
C RW	AP2																																
D RW	AP3																												L				,

16.2.13 PREFIX1

Bit number	31 30 29 28	27 26 25 24 23 22	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	DDDD	D D D C C	СССССВВВВВВВАААААААА
Reset value	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field	Value ID Value	Description	
A RW AP4		Address prefix 4. Dec	ision point: START task.
B RW AP5			
C RW AP6			
D RW AP7			

16.2.14 TXADDRESS

Bit number 31 30 29 28 27 26 25 24 23 22 21 10 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 ID (Field ID) - <
Reset value 0 <td< th=""></td<>
ID RW Field Value ID Value Description A RW Logical address to be used when transmitting a packet. Decision point: START
A RW Logical address to be used when transmitting a packet. Decision point: START



RXADDRESSES 16.2.15

Bit	num	ber		31	3	0 2	29	28	27	26	25	24	23	3 22	2 21	20) 19	18	8 17	16	5 15	14	13	12	11	10	9	8	7	65	5 4	13	2	1	0	
ID	(Field	ID)		-	-	-	•	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	н	G F	: E	E C) C	В	A	
Re	set va	lue		0	0	(D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) () (0	0	0	
ID	RW	Field	Value ID	Va	alu	e			De	scri	pti	on																								
A	RW	ADR0							En	abl	e re	cep	otio	n or	n log	jica	l add	dres	is 0.	Deo	cisio	n p	oint	ST/	RT	task	ζ.									
				0					Di	sab	le																									
				1					En	abl	e																									
В	RW	ADR1																													L				•	
С	RW	ADR2																																		
D	RW	ADR3																							4	٠										
Е	RW	ADR4																																		
F	RW	ADR5																																		
G	RW	ADR6																																		
н	RW	ADR7																																		
16	5.2.1	6 CI	RCCNF																																	

16.2.16 CRCCNF

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	13	12	11	10	9	8	76	55	4	3	2	1 (
ID (Field	d ID)		-	-	-	-	-	-	-	-	-	-	-	2	E	-	-	-	-	-	-	-	-	-	-	B·		-	-	-	-	A A
Reset va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) 0	0	0	0	0 0
ID RW	Field	Value ID	Va	lue			De	scri	ptio	on																						
A RW	LEN		[1	3]			CF	RC le	engt	th ir	n nu	mb	er o	fby	tes.	Dec	isio	n po	oint:	STA	ART 1	task	κ.									
			0				CF	RC le	engt	th is	zer	o, a	nd (RC	cal	cula	tion	is d	isab	led												
B RW	SKIP_ADF	R					Le	ave	pad	cket	adc	Ires	s fie	ld o	out	of CF	RC c	alcu	latio	on. l	Deci	sior	n po	int:	STA	٨T	tas	k.				
			0				CF	RCc	alcu	ulati	on i	nclu	ıdes	ade	dre	ss fie	eld.															
			1								on c afte					de ac	dre	ess fi	eld.	The	e CR	C ca	alcul	atio	n w	/ill s	star	t at				
16.2.	17 Cl	RCPOLY					r																									

16.2.17 CRCPOLY

																					12			-	-		-			-	-
ID (Field ID)		· -	-	-	-	-	-	-	-	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	A	A A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 (0	0
ID RW Field	Value ID	Va	lue			De	escr	ipti	on																						
ARW						E c 1 T X	ach orre he fe ⁸ + x	terr spo ollo x ⁷ +	nds wing	the to th g ex + x ²	ne te amp + 1	erm ole i = 1	's e> s fo 100	kpor r an	nen 8-b	t. Th	e le	ast	sign	ifica	n thi ant t		-						þ		



CRCINIT 16.2.18

Bit number	3	13	80 2	29	28	27	26	25	24	23	22	2 21	20) 19	18	17	16	15	14	13	12	11	10	9	8	7 (6	5 4	13	3 2	21	0	
ID (Field ID)	-	-	-	•	-	-	-	-	-	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	4 /	A /	A A	A	
Reset value	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (2 0	0 0	0	
ID RW Field	Value ID V	alu	e			De	scri	iptio	on																								
A RW						Ini	itial	val	ue f	or C	RC	calc	ula	tion	. De	cisio	on p	oint	t: ST	AR	Гtas	k.											
		'V																															
16.2.19 FR	EQUENC	Y																															

16.2.19 FREQUENCY

16.2.19	FREQUE	NC	Y																								4					
Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	: 11	1	09	8	7	6	5	4 :	3 2	2 1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		¢	_	-	-	A	A	A	A /	A A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0 0	0
ID RW Field	Value ID	Va	lue			De	scri	ptio	n																							
A RW							adio ecisi				•				in N	1Hz:	RF f	req	uen	cy =	: 24	-00	+ A	. (M	Hz)						
16.2.20	TEST																		2													

16.2.20 TEST

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	54	3	2	10
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	K	-	-	-	-	-	-	-	-	-	-	-	-		•		-	- 1	ВА
Res	et va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0 0
ID	RW	Field	Value ID	Va	lue			De	scri	pti	on																						
А	RW	CONST_CARRIER						Co	onst	ant	car	rier.	Dee	cisio	on p	oin	t: T)	KEN	tasł	.													
				0				Di	sab	le																							
				1				En	nabl	e																							
В	RW	PLL_LOCK					L	PL	L lo	ck.	Deo	cisic	n p	oint	t: TX	EN	or R	XEN	l tas	sk.													
				0				Di	sab	le																							
				1				Er	nabl	e																							

16.2.21 RSSISAMPLE

ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	Α	A	A /	A A	
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) () 0	
ID RW Field	Value ID	Va	lue			De	escr	ipti	on																							
A RW		[0	12	:7]		a st	ctua ren	al re gth	iple ceiv is a: I sig	ed s s fol	ign Iow	al st s:	ren		is a	neg	-				•							e th	e			



16.2.22 STATE

ID (Field ID)	 0 0 0			Α.	A A	A A	
	000						1
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		, , ,	0 0	0	0 0) (
ID RW Field Value Description ID ID					(
A R Current radio state.							
DISABLED 0 Radio is in the DISABLED state.							
RXRU 1 Radio is in the RXRU state.							
RXIDLE 2 Radio is in the RXIDLE state.							
RX 3 Radio is in the RX state.							
RXDISABLE 4 Radio is in the RXDISABLE state.							
TXRU9Radio is in the TXRU state.							
TXIDLE 10 Radio is in the TXIDLE state.							
TX 11 Radio is in the TX state.							
TXDISABLE 12 Radio is in the TXDISABLE state.							

16.2.23 DATAWHITEIV

16.2.23	DATAWHI	ΓEI	V																													
Bit number		31	30	29	28	27	26	25	24	23	22	2 21	20	19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	2 1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	•	-	-	-	-	-	-	-	-	-	-	-	-	1	A	A /	A /	A A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0 (0 0) 0	0
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																							
A RW															t 0 c TXE		•			Pos	itio	n 6 (of th	ne L	SF	R, B	it 1	l to				

16.2.24 DAI

ID (Field ID) Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value Description
A R Index(n) of device address, see DAB[n] and DAP[n], that got an address match.



16.2.25 TIFS

Bit number		31	30	29	28	27	26	5 25	24	4 23	3 2	22	12	0 19	9 18	: 17	16	5 15	5 14	13	3 12	2 1'	1 10	9 (8	7	6	5	4	3	2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A	A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	escr	ipti	on																								
A RW						ln de pa	efin	fran ed a et to	ne s as tl o th	pac he ti e st	e is me art	the , in of t	mic ne f	ne in ro se irst l	econ	ds,	fror	n th	ie ei	nd o	of th	e la	st b	•					us				

16.2.26 DAB[n] (n=0..7)

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 5	5 4	3	2	10
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	4 <i>4</i>	A	A	A	A A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 .		0	0	0	0 0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																						
A RW						D	evic	e ac	ldre	ess k	base	e seg	gme	nt.				V													

16.2.27 DAP[n] (n=0..7)

Bit number		31	30	29	28	3 27	26	25	24	23	2	2 21	20	19	18	: 17	' 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	escri	ipti	on																								
A RW						D	evic	e a	ddre	ess p	ore	fix.																					



16.2.28 DACNF

Bit	num	ber		3.	1 30) 2	9 2	8	27 26	i 2'	5 24	4 23	2.2	2 21	1 20	0 19) 19	3 17	16	15	14	13	: 17	11	1 10) 9	8	7	6	5 4	1 3	2	1 0
_									_, _(/															
_	(Field			-	-	-	-		• •	-	-	-	-	-	-	-	-	-	-	Ρ	0	Ν	м	L	ĸ								BA
Re	set va	lue		0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0 0	0 0) ()	0 0
ID	RW	Field	Value ID	Va	alue	2		I	Desci	ipt	ion																						
A	RW	ENA0		0 1					Enab Disal Enab	ole	or di	sabl	e d	evic	e a	ddre	ss r	nato	hin:	g us	ing	dev	/ice	ado	dres	s 0.							
В	RW	ENA1																															
С	RW	ENA2																															
D	RW	ENA3																															
Е	RW	ENA4																												J			
F	RW	ENA5																															
G	RW	ENA6																						6									
н	RW	ENA7																															
I	RW	TXADD0							TxAd	d fo	or d	evic	e ao	ddre	ss ().																	
J	RW	TXADD1																															
K	RW	TXADD2																															
L	RW	TXADD3																															
М	RW	TXADD4																															
Ν	RW	TXADD5																															
0	RW	TXADD6																															
Ρ	RW	TXADD7																															

16.2.29 BCC

16.2.29	BCC									5																						
Bit number		31	30) 29	28	3 2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value		0	0	0	Ò	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
ID RW Field	Value ID	Va	lue			D	escr	ipti	on																							
A RW						B	it co	unt	er c	om	pare	2																				

16.2.30 POWER

Bit number		31	30	29	28	27	26	25 2	4 23	3 22	21	20	19	18	17	16 1	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3	2 1	1
ID (Field ID)		-	-	-	-	-	-		-	-	-	-	-				-	-	-	-	-	-	-	-	-	-	-	-		-
Reset value		0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (D
ID RW Field	Value ID	Va	lue			De	scrij	otion																						
A RW		0				sta Pe	ate b eriph	eral p y swi eral i eral i	tchii 5 pov	ng tl were	ne p ed o	erip ff	•	•								set	to i	ts i	niti	ial				



17 Timer/counter (TIMER)




Figure 30 Block schematic for Time/counter

17.1 Functional description

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes the TIMER is started by triggering the START task, and stopped by triggering the STOP task. The TIMER is a count-up timer.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} as illustrated in *Figure 30*. The timer frequency is derived from HFCLK as described below using the values specified in the PRESCALER register:

$$f_{TIMER} = \frac{HFCLK}{2^{PRESCALER}}$$

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the BITMODE register. For details on which bit-widths that are supported on the different timers see the device product specification.

The PRESCALER register and the BITMODE register must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.

When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.



The TIMER implements multiple capture/compare registers, see the product specification for more information on how many capture/compare registers that are supported in the chip.

17.1.1 Compare

The TIMER implements one COMPARE event for every available capture/compare register. A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

17.1.2 Capture

The TIMER implements one capture task for every available capture/compare register. Every time the CAPTURE[n] task is triggered the Counter value is copied to the CC[n] register.

17.1.3 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of HFCLK, the STOP task will be prioritized.

17.1.4 Task delays

The CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the HFCLK. Depending on sub-power mode, the START task may require longer time to take effect, see product specification for more information. See POWER chapter, *chapter 11 on page 36*, for more information about sub-power modes.



17.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start Timer
STOP	0x004	Stop Timer
COUNT	0x008	Increment Timer (Counter mode only)
CLEAR	0x00C	Clear timer
CAPTURE[0]	0x040	Capture Timer value to CC0 register
CAPTURE[1]	0x044	Capture Timer value to CC1 register
CAPTURE[2]	0x048	Capture Timer value to CC2 register
CAPTURE[3]	0x04C	Capture Timer value to CC3 register
EVENTS		
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
REGISTERS		
SHORTS	0x200	Shortcuts
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
MODE	0x504	Timer mode selection
BITMODE	0x508	Configure the number of bits used by the TIMER
PRESCALER	0x510	Timer prescaler register
CC[0]	0x540	Capture/Compare register 0
CC[1]	0x544	Capture/Compare register 1
CC[2]	0x548	Capture/Compare register 2
CC[3]	0x54C	Capture/Compare register 3
2	S,	Table 20 Register overview



17.2.1 SHORTS

Bit	t num	ber	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()	
ID	(Field	I ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	н	G	F	E	-	-	-	-	D	c	B A	۱.	
Re	set va	lue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0)	
ID		Field	Va	lue			De	scri	ptio	on																									
A	RW	COMPARE0_CLEAR					En	nabl	e or	dis	able	e sh	orto	ut k	oetv	veer	n CC	DMF	PARE	E0 a	nd C	CLE	AR ta	ask.											
В	RW	COMPARE1_CLEAR					En	nabl	e or	dis	able	e sh	orto	ut k	oetv	veer	n CC	OMF	PARE	E1 a	nd C	CLE	AR ta	ask.											
C	RW	COMPARE2_CLEAR					En	nabl	e or	dis	able	e sh	orto	ut k	oetv	veer	n CC	OMF	PARE	E2 a	nd C	CLE	AR ta	ask.											
D	RW	COMPARE3_CLEAR					En	nabl	e or	dis	able	e sh	orto	ut k	oetv	veer	n CC	OMF	PARE	E3 a	nd C	CLE	AR ta	ask.	•			-							
E	RW	COMPARE0_STOP					En	nabl	e or	dis	able	e sh	orto	ut k	oetv	veer	n CC	OMP	ARE	E0 a	nd S	то	P tas	sk.											
F	RW	COMPARE 1_STOP					En	nabl	e or	dis	able	e sh	orto	ut k	oetv	veer	n CC	OMP	PARE	E1 a	nd S	то	P tas	sk.											
G	RW	COMPARE2_STOP					Er	nabl	e or	dis	able	e sh	orto	ut k	oetv	veer	n CC	OMP	ARE	E2 a	nd S	то	P tas	sk.											
Н	RW	COMPARE3_STOP					En	nabl	e or	dis	able	e sh	orto	ut k	petv	veer	n CC	OMP	ARE	E3 a	nd S	то	P tas	sk.											

17.2.2 MODE

Bit numl	ber	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ł	-	-	-	-	-	-	-	-	-	-	-	-	Α
Reset va	lue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	Field	Va	ue			De	scri	ptic	on							K																	
A RW						Ti	mer	mo	de																								
	TIMER	0				Se	elect	tim	ner r	nod	e							~															
	COUNTER	1				Se	elect	cou	unte	er m	ode	•																					

17.2.3 PRESCALER

, e lei

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
ID (Field ID)		A A A A
Reset value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 1 0 0
ID RW Field	Value Description	
A RW	[09] Prescaler value	




17.2.4 BITMODE

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID (Field ID)		A A	
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID RW Field	Value	Description	
A RW		Timer bit width	
16BIT	0	16 bit timer bit width	
08BIT	1	8 bit timer bit width	
24BIT	2	24 bit timer bit width	
32BIT	3	32 bit timer bit width	



18 Real Time Counter (RTC)



18.1 Functional description

The RTC is a 24 bit low-frequency clock with frequency prescaling and tick, compare, and overflow events.

18.1.1 Clock Source

The RTC will run off a low-frequency clock (LFCLK) running at 32.768 kHz. This clock may be either a RC oscillator or a crystal oscillator. The COUNTER resolution will therefore be 30.517 µs. The RTC must be able to run while the 16 MHz system clock (SysClk) source is OFF.

18.1.2 Resolution versus overflow and the PRESCALER

COUNTER increment frequency:

$$f_{RTC} = \frac{32,768kHz}{PRESCALER + 1}$$

The PRESCALER register is read/write when the RTC is stopped. The PRESCALER register is read-only once the RTC is STARTed. Writing to the PRESCALER register when the RTC is started has no effect.


The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.



Examples


- Desired COUNTER frequency 100 Hz (10 ms per counter period) PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327 f_{RTC} = 99.9 Hz 10009.576 μs counter period
- 2. Desired COUNTER frequency 8 Hz (125 millisecond counter period) PRESCALER = round (32.768 kHz / 8 Hz) – 1 = 4095 $f_{RTC} = 8$ Hz 125 ms counter period

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 ⁸ - 1	7812.5 µs	131072 seconds
2 ¹² - 1	125 ms	582.542 hours





18.1.3 The COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. The internal <<PRESC>> register is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event can be disabled.









18.1.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition. OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0x000000.

Note: The OVRFLW event is disabled by default.

18.1.5 The TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM[®] SysTick feature. Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.

Note: The TICK event is disabled by default.

18.1.6 Event Control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent the 16 MHz clock being required when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may raise power consumption if the 16 MHz clock can otherwise be powered down for long durations.

18.1.7 Compare feature


There are three supported compare registers and up to one optional. See product specification for details on available compare registers.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.



SysClk		
LFClk		
PRESC	0x000	
COUNTER	X X 0x000000	
CLEAR		
CC[0]	0x000000	
COMPARE[0]	0	



• If a CC register is N and the COUNTER value is N when the START task is set, this will **not** trigger a COMPARE event.

SysClk	
LFClk	
PRESC	0x000
COUNTER	N-1 X N X N+1
START	
CC[0]	N
COMPARE[0]	0



• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 36 Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.



SysClk					
PRESC		0x000			
		► > 62.5ns			
COUNTER [N-1 X N	X N+1	X	N+2	
CC[0]	Х	XX	N+2		
COMPARE[0]	0		X	1	
	Figure 37 Timing	diagram - COMPARI	E_N+2	• (
• If the COU	JNTER is N, writing N or N	+1 to a CC register	may not trig	ger a COM	PARE event.
SysClk				>	
PRESC		0x000			
COUNTER	N-2 X N-1	XN	X N	N+1	
CC[0]	Х	>= 0	N+1		
COMPARE[0]		0			
		\bigcirc			
	Figure 38 Timing	diagram - COMPARI	E_N+1		
• If the COI	JNTER is N and the curren	t CC register value	is N+1 or N+	2 when a r	new CC value is
	match may trigger on the	_			
the curre	nt CC value greater than N	-			
due to th	e old value.				
SysClk					
LFCIK				7	
PRESC		0x000			
	N-2 X N-1	XN	N	+1	
				· •	
CC[0]	N+1	X	Х		
COMPARE[0]	0		X	1	
\sim					
$\langle \rangle$	Figure 39 Timing	diagram - COMPAR	PE_N-1		
•					



18.1.8 TASK and EVENT jitter/delay


The source of jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster system clock (SysClk). Registers in the peripheral interface, part of the SysClk domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the SysClk domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (SysClk and LFCLK).

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.

sk	Delay	
EAR, STOP, START, TRIGOVRFLW	+15 to 46 μs	
Table 22 F	RTC jitter magnitudes on tasks	ż
Operation/Function	Jitter	
START to COUNTER increment	+/- 15 μs	
COMPARE to COMPARE ¹	+/- 62.5 ns	
1.Assumes RTC runs continuously b Note: 32.768 kHz clock jitter is ad	between these events. ditional to the above provided numb	ers


Table 23 RTC jitter magnitudes on events

1. CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585 μs and 45.7755 μs – rounded to 15 μs and 46 μs for the remainder of the section.











2. The START task will start the RTC. The first increment of COUNTER (and instance of TICK event) will be after 30. 5 μ s +/-15 μ s, again because at least 1 falling edge must occur after the START TASK before the rising edge causes events and COUNTER increment. The figures show the smallest and largest delays to on the START task which appears as a +/-15 μ s jitter on the first COUNTER







18.1.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled. To ensure <<COUNTER>> is safely sampled (considering a LFCLK transition may occur during a read), the CPU and core memory bus are halted for 3 cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five SysClk clock cycles.

PREADY
LFCIk
< <counter>> N-1 N</counter>
COUNTER X N
COUNTER_READ
Figure 44 Timing diagram - COUNTER_READ



18.2 Registers

FASKSSTART0x000Stort RTC COUNTERSTOP0x000Stort RTC COUNTERCLEAR0x000Celar RTC COUNTER to 0xFFFF0EVENTSEVENTSCOMPARE[0]0x100Event on COUNTER incrementCOMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x141Compare event on CC[2] matchCOMPARE[2]0x142Compare event on CC[2] matchCOMPARE[3]0x144Compare event on CC[3] matchCOMPARE[3]0x144Compare event on CC[3] matchCOMPARE[3]0x344Configures which events shall generate a RTC inferruptINTENCER0x344Configures which events shall ongenerate a RTC inferruptEVTEN0x344Configures which events shall not generate a RTC inferruptEVTENCER0x344Compare register gives the value of EVTEN.COUNTER0x344Compare register gives the value of EVTEN.COUNTER0x540Compare registerCC[0]0x540Compare registerCC[1]0x545Compare registerCC[2]0x545Compare registerCC[3]V=545Kompare registerCC[4]0x545Compare registerCC[5]V=545Kompare registerCC[6]0x546Compare registerCC[7]0x545Compare registerCC[7]0x545Compare registerCC[7]0x545Compare registerCC[7]0x545Compare registerCC[7]0x545C	Register	Offset	Description
STOP0x004Stop RTC COUNTERCLEAR0x008Clear RTC COUNTERTRIGOVRFLW0x000Set COUNTER to 0xFFFF0EVENTSTICK0x100Event on COUNTER incrementOVRFLW0x104Event on COUNTER overflowCOMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x144Compare event on CC[2] matchCOMPARE[2]0x142Compare event on CC[2] matchCOMPARE[3]0x142Compare event on CC[3] matchCOMPARE[3]0x142Compare event on CC[3] matchREGISTERSNI14CCompare event on CC[3] matchINTENSET0x308Configures which events shall generate a RTC interruptINTENSET0x308Configures which events shall penerate a RTC interruptEVTEN0x344Configures event enable state for each RTC eventEVTENSET0x348Disable event(s). Read of this register gives the value of EVTEN.CUINTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[3]0x544Compare registerCC[3]0x544Compare register	TASKS		
CLEAR0x008Clear RTC COUNTERTRIGOVRFLW0x00CSet COUNTER to 0xFFFF0EVENTSTICK0x100Event on COUNTER incrementOVRFLW0x104Event on COUNTER overflowCOMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x144Compare event on CC[2] matchCOMPARE[2]0x148Compare event on CC[3] matchCOMPARE[3]0x142Compare event on CC[3] matchREGISTERSInterventionConfigures which events shall generate a RTC interruptINTENSET0x304Configures which events shall generate a RTC interruptINTENSET0x340Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER ValuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[3]0x54CCompare registerCC[3]0x54CCompare register	START	0x000	Start RTC COUNTER
TRIGOVRFLW0x00CSet COUNTER to 0xFFFF0EVENTSTICK0x100Event on COUNTER incrementOVRFLW0x104Event on COUNTER overflowCOMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x144Compare event on CC[2] matchCOMPARE[2]0x148Compare event on CC[2] matchCOMPARE[3]0x140Compare event on CC[3] matchREGISTERSNTENSET0x304INTENSET0x304Configures which events shall generate a RTC interruptINTENCLR0x304Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENSET0x504Current COUNTER valuePRESCALER0x504Compare registerCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x544Compare registerCC[3]0x544Compare register	STOP	0x004	Stop RTC COUNTER
EVENTSTICK0x100Event on COUNTER incrementOVRFLW0x104Event on COUNTER overflowCOMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x144Compare event on CC[1] matchCOMPARE[2]0x148Compare event on CC[2] matchCOMPARE[3]0x14CCompare event on CC[3] matchREGISTERSNTENSET0x304INTENSET0x304Configures which events shall generate a RTC interruptINTENSET0x304Configures event enable state for each RTC eventEVTEN0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENSET0x348Disable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[1]0x544Compare registerCC[3]0x545Compare register	CLEAR	0x008	Clear RTC COUNTER
TICK0x100Event on COUNTER incrementOVRFLW0x104Event on COUNTER overflowCOMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x144Compare event on CC[2] matchCOMPARE[2]0x142Compare event on CC[2] matchCOMPARE[3]0x142Compare event on CC[2] matchREGISTERSVINTENSET0x304Configures which events shall generate a RTC interruptINTENSET0x304Configures which events shall generate a RTC interruptEVTEN0x304Configures event enable state for each RTC eventEVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENSET0x348Disable event(s). Read of this register gives the value of EVTEN.EVTENSET0x344Current COUNTER valuePRESCALER0x504Current COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[3]0x544Compare registerCC[3]0x544Compare register	TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFF0
OVRFLW0x104Event on COUNTER overflowCOMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x144Compare event on CC[1] matchCOMPARE[2]0x148Compare event on CC[2] matchCOMPARE[3]0x14CCompare event on CC[3] matchREGISTERSINTENSET0x304Configures which events shall generate a RTC interruptINTENSET0x308Configures which events shall not generate a RTC interruptEVTEN0x304Configures event enable state for each RTC eventEVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENSET0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[3]0x545Compare registerCC[3]0x544Compare registerCC[3]0x545Compare register	EVENTS		
COMPARE[0]0x140Compare event on CC[0] matchCOMPARE[1]0x144Compare event on CC[1] matchCOMPARE[2]0x148Compare event on CC[2] matchCOMPARE[3]0x14CCompare event on CC[3] matchREGISTERSINTENSET0x304Configures which events shall generate a RTC interruptINTENCLR0x340Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTEN0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[1]0x544Compare registerCC[3]0x545Compare registerCC[3]0x546Compare register	TICK	0x100	Event on COUNTER increment
COMPARE[1]0x144Compare event on CC[1] matchCOMPARE[2]0x148Compare event on CC[2] matchCOMPARE[3]0x14CCompare event on CC[3] matchREGISTERSINTENSET0x304Configures which events shall generate a RTC interruptINTENCLR0x308Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTEN0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[1]0x544Compare registerCC[3]0x545Compare registerCC[3]0x544Compare register	OVRFLW	0x104	Event on COUNTER overflow
COMPARE[2]0x148Compare event on CC[2] matchCOMPARE[3]0x14CCompare event on CC[3] matchREGISTERSINTENSET0x304Configures which events shall generate a RTC interruptINTENCLR0x308Configures event enable state for each RTC eventEVTEN0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENSET0x348Disable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x504Current COUNTER valuePRESCALER0x504Current COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[1]0x544Compare registerCC[2]0x544Compare registerCC[3]0x544Compare registerCC[3]0x544Compare register	COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[3]0x14CCompare event on CC[3] matchREGISTERSINTENSET0x304Configures which events shall generate a RTC interruptINTENCLR0x308Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTEN0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x548Compare registerCC[3]0x540Compare register	COMPARE[1]	0x144	Compare event on CC[1] match
REGISTERSINTENSET0x304Configures which events shall generate a RTC interruptINTENCLR0x308Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x544Compare registerCC[1]0x544Compare registerCC[2]0x548Compare registerCC[3]0x540Compare register	COMPARE[2]	0x148	Compare event on CC[2] match
INTENSET0x304Configures which events shall generate a RTC interruptINTENCLR0x308Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x308Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[3]0x54CCompare registerCC[3]0x54CCompare register	COMPARE[3]	0x14C	Compare event on CC[3] match
INTENCLR0x308Configures which events shall not generate a RTC interruptEVTEN0x340Configures event enable state for each RTC eventEVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x545Compare registerCC[3]0x54CCompare register	REGISTERS		
EVTEN0x340Configures event enable state for each RTC eventEVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x545Compare registerCC[3]0x54CCompare register	INTENSET	0x304	Configures which events shall generate a RTC interrupt
EVTENSET0x344Enable event(s). Read of this register gives the value of EVTEN.EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x548Compare registerCC[3]0x544Compare register	INTENCLR	0x308	Configures which events shall not generate a RTC interrupt
EVTENCLR0x348Disable event(s). Read of this register gives the value of EVTEN.COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x545Compare registerCC[3]0x54CCompare register	EVTEN	0x340	Configures event enable state for each RTC event
COUNTER0x504Current COUNTER valuePRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x545Compare registerCC[3]0x54CCompare register	EVTENSET	0x344	Enable event(s). Read of this register gives the value of EVTEN.
PRESCALER0x50812-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stoppedCC[0]0x540Compare registerCC[1]0x544Compare registerCC[2]0x548Compare registerCC[3]0x54CCompare register	EVTENCLR	0x348	Disable event(s). Read of this register gives the value of EVTEN.
Must be written when RTC is stopped CC[0] 0x540 Compare register CC[1] 0x544 Compare register CC[2] 0x548 Compare register CC[3] 0x54C Compare register	COUNTER	0x504	Current COUNTER value
CC[1]0x544Compare registerCC[2]0x548Compare registerCC[3]0x54CCompare register	PRESCALER	0x508	
CC[2] 0x548 Compare register CC[3] 0x54C Compare register	CC[0]	0x540	Compare register
CC[3] 0x54C Compare register	CC[1]	0x544	Compare register
	CC[2]	0x548	Compare register
	CC[3]	0x54C	Compare register
	0,0	S	



18.2.1 EVTEN

Reset value 0 <th< th=""><th>Reset value 0 <th< th=""><th>Reset value 0 <th< th=""><th>Bit number RW</th><th>31 30 29 28</th><th>3 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 </th></th<></th></th<></th></th<>	Reset value 0 <th< th=""><th>Reset value 0 <th< th=""><th>Bit number RW</th><th>31 30 29 28</th><th>3 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 </th></th<></th></th<>	Reset value 0 <th< th=""><th>Bit number RW</th><th>31 30 29 28</th><th>3 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 </th></th<>	Bit number RW	31 30 29 28	3 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D Field Value Description A TICK Enable or disable TICK event 1 Enable 0 0 Disable 0 B OVRFLW Enable or disable OVRFLW event 1 Enable 0 0 Disable 0 C COMPARE0 Enable or disable COMPARE[0]event 1 Enable or disable COMPARE[0]event 1 1 Enable or disable COMPARE[0]event 1 0 Disable 0 0 Disable 0 0 Disable 0 0 Disable 0 1 Enable or disable COMPARE[1]event 1 1 Enable 0 0 Disable 0 F COMPARE2 Enable or disable COMPARE[2]event 1 Enable 0 0 Disable 0 F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 0 Disable 0	ID Field Value Description A TiCK Enable or disable TICK event 0 Disable 0 Disable 8 OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 1 Enable 0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	ID Field Value Description A TICK Enable or disable TICK event 1 Enable 0 0 Disable 0 B OVRFLW Enable or disable OVRFLW event 1 Enable 0 0 Disable 0 C COMPARE0 Enable or disable COMPARE[0]event 1 Enable or disable COMPARE[0]event 1 0 Disable 0 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable F COMPARE3 1 Enable 0 Disable		0 0 0 0	
A TICK Enable or disable TICK event 1 Enable 0 Disable B OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 1 Enable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 1 Enable or disable COMPARE[8]event 1 Enable 0 Disable	A TICK Enable or disable TICK event 1 Enable 0 Disable B OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 1 Enable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 1 Enable or disable COMPARE[8]event 1 Enable 0 Disable	A TICK Enable or disable TICK event 1 Enable 0 Disable B OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 1 Enable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 1 Enable or disable COMPARE[8]event 1 Enable 0 Disable			
1 Enable 0 Disable 8 OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 Disable 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	1 Enable 0 Disable 8 OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 Disable 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	1 Enable 0 Disable 8 OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 Disable 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable		value	
0 Disable 8 OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 2 COMPARE2 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable	0 Disable 8 OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 2 COMPARE2 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable	0 Disable 8 OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 0 Disable 0 Disable 0 Disable 0 Disable 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 2 COMPARE2 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable	A IICK	1	
B OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	B OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARED 1 Enable or disable COMPARE[0]event 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable 1 Enable 0 Disable	B OVRFLW Enable or disable OVRFLW event 1 Enable 0 Disable C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 Disable 1 Enable or disable COMPARE[2]event 1 Enable 0 Disable 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable			
1 Enable 0 Disable C COMPAREO 1 Enable or disable COMPARE[0]event 1 Enable 0 Disable D COMPARE1 E Enable or disable COMPARE[1]event 1 Enable 0 Disable 0 Disable E COMPARE2 E COMPARE3 E COMPARE3 E COMPARE3 E COMPARE3	1 Enable 0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 1 Enable 0 Disable D COMPARE1 E Enable or disable COMPARE[1]event 1 Enable 0 Disable 0 Disable COMPARE[2]event 1 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	1 Enable 0 Disable C COMPAREO 1 Enable or disable COMPARE[0]event 1 Enable 0 Disable D COMPARE1 E Enable or disable COMPARE[1]event 1 Enable 0 Disable 0 Disable E COMPARE2 E COMPARE3 E COMPARE3 E COMPARE3 E COMPARE3	B OVBELW	0	
0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 0 Disable 0 Disable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 0 Disable 0 Disable comPARE[1]event 1 Enable or disable COMPARE[2]event E COMPARE2 E nable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 E nable or disable COMPARE[3]event 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 1 Enable 0 Disable	0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 0 Disable D COMPARE1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 0 Disable COMPARE2 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[2]event 6 O 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	0 Disable C COMPARE0 1 Enable or disable COMPARE[0]event 0 Disable D COMPARE1 Enable or disable COMPARE[1]event 1 Enable or disable COMPARE[1]event 0 Disable COMPARE2 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[2]event F COMPARE3 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[4]event	D OVIN LIV	1	
C COMPAREO Enable or disable COMPARE[0]event 1 Enable 0 Disable D COMPARE1 Enable or disable COMPARE[1]event 1 Enable 0 Disable COMPARE2 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[3]event 1 Enable	C COMPARE0 Enable or disable COMPARE[0]event 1 Enable 0 Disable D COMPARE1 Enable or disable COMPARE[1]event 1 Enable 0 Disable E COMPARE2 Enable or disable COMPARE[2]event F COMPARE3 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event	C COMPAREO Enable or disable COMPARE[0]event 1 Enable 0 D COMPARE1 Enable or disable COMPARE[1]event 1 Enable 0 0 Disable 0 0 Disable 0 0 Disable 0 E COMPARE2 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[3]event F COMPARE3 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable			
1 Enable 0 Disable COMPARE1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	1 Enable 0 Disable COMPARE1 Enable or disable COMPARE[1]event 1 Enable 0 Disable COMPARE2 Enable or disable COMPARE[2]event 1 Enable or disable COMPARE[2]event 2 COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	1 Enable 0 Disable COMPARE1 Enable or disable COMPARE[1]event 1 Enable 0 Disable 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	C COMPAREO	·	
0 Disable 0 COMPARE1 1 Enable or disable COMPARE[1]event 0 Disable COMPARE2 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	0 Disable 0 COMPARE1 1 Enable or disable COMPARE[1]event 0 Disable COMPARE2 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 6 O 7 COMPARE3 8 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	0 Disable 0 COMPARE1 1 Enable or disable COMPARE[1]event 0 Disable COMPARE2 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable		1	
1 Enable 0 Disable E COMPARE2 1 Enable or disable COMPARE[2]event 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 0 Disable	1 Enable 0 Disable E COMPARE2 1 Enable or disable COMPARE[2]event 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	1 Enable 0 Disable E COMPARE2 1 Enable or disable COMPARE[2]event 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable or disable COMPARE[3]event 0 Disable			
Image:	Image:	Image:	D COMPARE1		Enable or disable COMPARE[1]event
0 Disable E COMPARE2 1 Enable or disable COMPARE[2]event 0 Disable F COMPARE3 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	0 Disable E COMPARE2 1 Enable or disable COMPARE[2]event 0 Disable F COMPARE3 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable	0 Disable E COMPARE2 1 Enable or disable COMPARE[2]event 0 Disable F COMPARE3 1 Enable or disable COMPARE[3]event 1 Enable 0 Disable		1	
E COMPARE2 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	E COMPARE2 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	E COMPARE2 Enable or disable COMPARE[2]event 1 Enable 0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable		0	
0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	0 Disable F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	E COMPARE2		
F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable	F COMPARE3 Enable or disable COMPARE[3]event 1 Enable 0 Disable		1	Enable
1 Enable O Disable	1 Enable O Disable	1 Enable O Disable		0	Disable
0 Disable	0 Disable	0 Disable	F COMPARE3		Enable or disable COMPARE[3]event
				1	Enable
				0	Disable
			.2	9	



18.2.2 EVTENSET

D RW Field Value ID Value Description A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Readback bit 1 of EVTEN C COMPARE0 ENable W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN V 1 Enable R EVTEN.16 Read back bit 1 of EVTEN V 1 Enable R EVTEN.17 Read back bit 1 of EVTEN V 1 Enable R EVTEN.17 Read back bit 1 of EVTEN V 1 Enable R EVTEN.17 Read back bit 1 of EVTEN R COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 1 8 of EVTEN F COMPARE3 EvTEN.19 R EvTEN.19 Read back bit 19 of EVTEN R EvTEN.19 Read back bit 19 of EVTEN R EvTEN.19 Read back bit 19 of EVTEN <th>Reset vision Value ID Value ID Value ID Description I</th> <th>Reserve I/v Value ID Value ID Value ID Value ID Description A TICK Enable TICK event Enable TICK event I</th> <th>Reserve I/v Value ID Value ID Value ID Value ID Description A TICK Enable TICK event Enable TICK event I</th> <th>Reset vision Value ID Value ID Value ID Description I</th> <th></th> <th></th> <th>27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (</th>	Reset vision Value ID Value ID Value ID Description I	Reserve I/v Value ID Value ID Value ID Value ID Description A TICK Enable TICK event Enable TICK event I	Reserve I/v Value ID Value ID Value ID Value ID Description A TICK Enable TICK event Enable TICK event I	Reset vision Value ID Value ID Value ID Description I			27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
D RW Field Value ID Value Description A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN Q COMPARE1 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN P COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Inable COMPARE[3] event W 1 Enable COMPARE[3] event W 1 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 19 of EVTEN F COMPARE3 EVTEN	D RW Field Value ID Value Description A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Readback bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN Q COMPARE1 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN P COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 19 of EVTEN F COMPARE3 EVTEN.19 R Enable COMPARE[3] event Event	D RW Field Value ID Value Description A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Readback bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN Q COMPARE1 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN V 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 EvtTEN.19 Read back bit 19 of EVTEN Enable	D RW Field Value ID Value Description A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Readback bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN Q COMPARE1 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN V 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 EvtTEN.19 Read back bit 19 of EVTEN Enable	D RW Field Value ID Value Description A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.10 Read back bit 1 of EVTEN R EVTEN.11 Read back bit 1 of EVTEN Q COMPARED Enable V 1 Enable V 1 Enable R EVTEN.16 Read back bit 1 of EVTEN Q COMPARED Inable R EVTEN.16 Read back bit 16 of EVTEN P COMPARE1 Enable R EVTEN.17 Read back bit 17 of EVTEN R E EVTEN.17 Read back bit 17 of EVTEN R I Enable Enable R I Enable Enable R I Inable Enable R I Enable Enable R I Enable Inable R EVTEN.18 Read back bit 18 of EVTEN R EVTEN.18 Read back bit 18 of EVTEN F	Pocot valuo		
A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN QUARED ENABLE COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN QUARED Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN	A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN QUARED ENABLE COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN QUARED Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN	A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN QUARED ENABLE COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN QUARED Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN	A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN QUARED ENABLE COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN QUARED Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN	A TICK Enable TICK event W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN QUARED ENABLE COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN QUARED Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 1 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 Enable R EVTEN.19 Read back bit 19 of EVTEN	neset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	ID RW Field Value ID	Value	Description
R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable COMPARE[0] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[2] event V 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 EVTEN.19 Read back bit 19 of EVTEN F EVTEN.19 Read back bit 19 of EVTEN Event	R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable COMPARE[0] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[2] event V 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 EVTEN.19 Read back bit 19 of EVTEN F EVTEN.19 Read back bit 19 of EVTEN Event	R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable COMPARE[0] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[2] event V 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 EVTEN.19 Read back bit 19 of EVTEN F EVTEN.19 Read back bit 19 of EVTEN Event	R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable COMPARE[0] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[2] event V 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 EVTEN.19 Read back bit 19 of EVTEN F EVTEN.19 Read back bit 19 of EVTEN Event	R EVTEN.0 Readback bit 0 of EVTEN B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable COMPARE[0] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[1] event V 1 Enable COMPARE[2] event V 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN F COMPARE3 EVTEN.19 Read back bit 19 of EVTEN F EVTEN.19 Read back bit 19 of EVTEN Event	A TICK		Enable TICK event
B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable COMPARE[1] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable COMPARE[1] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable COMPARE[1] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable COMPARE[1] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	B OVRFLW Enable OVRFLW event W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable COMPARE[1] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W	1	Enable
W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE(0) event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable W 1 Enable V 1 Enable R EVTEN.17 Read back bit 17 of EVTEN F COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event F COMPARE3 Enable COMPARE[3] event R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE(0) event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable W 1 Enable V 1 Enable R EVTEN.17 Read back bit 17 of EVTEN F COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event F COMPARE3 Enable COMPARE[3] event R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE(0) event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable W 1 Enable V 1 Enable R EVTEN.17 Read back bit 17 of EVTEN F COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event F COMPARE3 Enable COMPARE[3] event R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE(0) event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable W 1 Enable V 1 Enable R EVTEN.17 Read back bit 17 of EVTEN F COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event F COMPARE3 Enable COMPARE[3] event R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE(0) event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable W 1 Enable V 1 Enable R EVTEN.17 Read back bit 17 of EVTEN F COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event F COMPARE3 Enable COMPARE[3] event R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event R EVTEN.19 Read back bit 19 of EVTEN	R	EVTEN.0	Readback bit 0 of EVTEN
R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 19 of EVTEN	R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 19 of EVTEN	R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 19 of EVTEN	R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 19 of EVTEN	R EVTEN.1 Read back bit 1 of EVTEN C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 19 of EVTEN	B OVRFLW		Enable OVRFLW event
C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	C COMPARE0 Enable COMPARE[0] event W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W	1	Enable
W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R	EVTEN.1	Read back bit 1 of EVTEN
R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.16 Read back bit 16 of EVTEN D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	C COMPAREO		Enable COMPARE[0] event
D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	D COMPARE1 Enable COMPARE[1] event W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W	1	Enable
W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 EVTEN.18 Read back bit 18 of EVTEN Enable COMPARE[3] event W 1 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 EVTEN.18 Read back bit 18 of EVTEN Enable COMPARE[3] event W 1 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 EVTEN.18 Read back bit 18 of EVTEN Enable COMPARE[3] event W 1 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 EVTEN.18 Read back bit 18 of EVTEN Enable COMPARE[3] event W 1 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 EVTEN.18 Read back bit 18 of EVTEN Enable COMPARE[3] event W 1 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R	EVTEN.16	Read back bit 16 of EVTEN
R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.17 Read back bit 17 of EVTEN E COMPARE2 Enable COMPARE[2] event W 1 Enable F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	D COMPARE1		Enable COMPARE[1] event
E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	E COMPARE2 Enable COMPARE[2] event W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W	1	Enable
W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R	EVTEN.17	Read back bit 17 of EVTEN
R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.18 Read back bit 18 of EVTEN F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	E COMPARE2		
F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	F COMPARE3 Enable COMPARE[3] event W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W	1	Enable
W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN	W 1 Enable R EVTEN.19 Read back bit 19 of EVTEN		EVTEN.18	*
R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.19 Read back bit 19 of EVTEN	R EVTEN.19 Read back bit 19 of EVTEN			
					W	1	
						20	



EVTENCLR 18.2.3

3it number	31 30	29 28 27 2	6 25 2	24 23	22	21 20) 19	18	17	16	15	14	13	12	11	10	9	8	7	6 !	54	3	2	1	0
D (Field ID)				-			F	Е	D	C	-		-	-	-	-	-	-	-		-	-	-	В	A
Reset value	0 0	0 0 0 0	0 0) ()	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0
D RW Field	Value ID Value	Desc	riptio	n																					
A TICK		Disa	ble TIC	K eve	nt																				
W	1	Disa	ble																						
R	EVTEN	.0 Rea	dback l	oit 0 o	of EV	TEN																			
B OVRFLW		Disa	ble OV	'RFLW	eve	nt															L				
W	1	Disa	ble																						
R	EVTEN	.1 Rea	d back	bit 1 d	of EV	TEN																			
C COMPAREO		Disa	ble CO	MPAF	RE[0]	even	t																		
W	1	Disa	ble																						
R	EVTEN	.16 Rea	d back	bit 16	of E	VTEN																			
D COMPARE1		Disa	ble CO	MPAF	RE[1]	even	t																		
W	1	Disa	ble																						
R	EVTEN	.17 Rea	d back	bit 17	of E	VTEN																			
E COMPARE2		Disa	ble CO	MPAF	RE[2]	even	t																		
W	1	Disa	ble																						
R	EVTEN	.18 Rea	d back	bit 18	of E	VTEN																			
F COMPARE3		Disa	ble CO	MPAF	RE[3]	even	t																		
W	1	Disa	ble																						
R	EVTEN	.19 Rea	d back	bit 19	ofE	VTEN																			
			0	5																					
8.2.4 CO	UNTER																								

18.2.4 COUNTER

Bit number	31	30	29) 2	8 27	26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RW	-	-				-	-	-	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID Field	Va	lue			D	escr	ipti	on																								
A	1				C	oun	ter	valu	ie																							
A 18.2.5 PRES	C/	۱L	ER		C	oun	iter	valu	ie																							

Bit number RW	31	30 29	9 28	27	26	25	~																							
DW					20	25	24	23	22	21	20	19	18	17	16	15	14 1	3 1	2 1	1 1	0 9) ;	8	7	6	5	4	3	2	1
RVV			-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	A	. 4		۱.	A	A	A	A	A	A	A	A
Reset value	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) () (0) () (0	0	0	0	0	0	0	0
ID Field	Valu	ue		De	scri	pti	on																							
Α				R	TC P	RES	CAL	ER	valu	ie																				



18.2.6 CC[N] (n=0..3)

. Ch

Bit number	31 30 29 28	8 27 26 25 24 23 2	2 21 20) 19 18	17 16	15 14	13 12	2 11 1	09	87	6	5	4	32	2 1	0	
RW		A /	AA	AA	AA	A A	A A	A A	A	A A	A	A	A	A A	A	A	
Reset value	0 0 0 0	0 0 0 0 0	0 0	00	0 0	0 0	0 0	0 0	0	0 0	0	0	0	0 0	0	0	
ID Field	Value	Description															
A		Compare value															



19 Watchdog timer (WDT)

19.1 Functional description

The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. The watchdog timer is started by triggering the START task, whereupon the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The counter reload value is specified in the CRV register, and the timer is started using the START task.

The watchdog's timeout period is given by:

$$\frac{CRV+1}{32768}[s]$$

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on.

19.1.1 Reload criteria

The watchdog has 8 separate reload request registers which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers. One or more RR registers can be individually enabled via the RREN register.

19.1.2 Temporarily pausing the watchdog

By default the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is however possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

19.1.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset equivalent to a system reset, see *chapter 11 on page 36*. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprises registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog is reset when the device is put into System OFF mode. The watchdog is also reset when the whole system is reset, except for when the system is reset through a soft reset, see *chapter 11 on page 36* for more information about reset types.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.



19.2 Registers

Register	Offset	Description	
TASKS			
START	0x000	Start the watchdog	
EVENTS			
TIMEOUT	0x100	Watchdog timeout	
REGISTERS			
INTENSET	0x304	Interrupt enable set register	
INTENCLR	0x308	Interrupt enable clear register	
RUNSTATUS	0x400	Run status	
REQSTATUS	0x404	Request status	
CRV	0x504	Counter reload value	
RREN	0x508	Reload request enable	
CONFIG	0x50C	Configuration register	
RR[0]	0x600	Reload request 0	
RR[1]	0x604	Reload request 1	
••	••		
RR[7]	0x61C	Reload request 7	

Table 24 Register overview

19.2.1 RUNSTATUS

							_												_			_			
Bit number	31 30 2	29 28	27 26	6 25 2	24 23	22	21	20 1	9 18	3 17	16	15	14	13	12	11	10	9	8	7 (65	; 4	3	2	1
ID (Field ID)					-	•	-	-		-	-	-	-	-	-	-	-	-	-			-	-	-	
leset value	0 0 0	0 0	0 0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0 0) 0	0	0	
ID RW Field Value ID	D Value		Descr	ription	1																				
A RW			Wate	ates if hdog hdog	not ru	Innin	g.	fisru	nnin	g.															



19.2.2 REQSTATUS

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
ID (Field ID)			\
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1
ID RW Field	Value ID Value	Description	
A RW RR0		Request status for RR[0] register	
	0	RR[0] register is not enabled, or are already requesting reload	
	1	RR[0] register is enabled, and are not yet requesting reload	
B RW RR1			
C RW RR2			
D RW RR3		· · · · · · · · · · · · · · · · · · ·	
R RW RR4			
F RW RR5		-	
G RW RR6		-	
H RW RR7		-	
19.2.3	CRV		

19.2.3 CRV

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	54	13	2	1	0
ID (Field ID)	Α	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	۹ ۱	۹ <i>۴</i>	A	A	A	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () () (0	0	0
ID RW Field	Value ID Va	lue			De	scri	ptio	on																							
A RW					Co	ount	er re	eloa	d va	alue	in r	um	nber	of c	ycle	s of	the	32.7	768	kHz	clo	ck									

19.2.4 RREN

	19.	2.4		RREN																												
	Bit ı	numl	ber		31	30 2	29 2	28	27 20	5 25	24	23	22 2	1 :	20 1	9 ·	18 1	7	16 1	5	14	13	12	11	10	98	37	6 !	5 4	3	2	10
	ID (I	Field	ID)			•				-	-	-				-			-	-	-	-	-	-	-		н	GI	: 6	D	C	ΒA
	Res	et va	lue		0	0 0) (,	0 0	0	0	0	0 0	(0 0	(0 0)	0	0	0	0	0	0	0	0 0	0 0	0 () (0	0	01
	ID F	RW	Field	Value ID	Valu	Je			Desc	riptio	on																					
	А	RW	RR0						Enab	ole or	dis	able	RR[0] re	egiste	er																
					0				Disa	ble R	R[0]	reg	ister																			
					1				Enab	ole RF	R[0]	regi	ster																			
	В	RW	RR1																													
	С	RW	RR2																													
	D	RW	RR3																													
	R	RW	RR4																													
	F	RW	RR5																													
\neg	G	RW	RR6																													
	Н	RW	RR7																													



19.2.5 CONFIG

Bit num	ber		31	30	29	9 28	3 2	7 26	5 25	24	23	3 22	2 21	1 20	0 19	18	3 17	16	15	5 14	13	12	11	10) 9	8	7	6	5	4	3	21	0)
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	B		A	L
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) 1	
ID RW	Field	Value ID	Va	alue	2		D	esci	ripti	on																								
A RW	SLEEP							Conf leep	-		ne w	atc	hdc	og to	o eit	her	be j	bau	sed	, or	kep	t ru	nni	ng,	wh	ile	the	e CP	י Uי	is				
		PAUSE	0				F	Paus	e wa	atch	dog	g w	hile	the	CPI	J is	slee	pin	g.															
		RUN	1				k	keep	the	wa	tch	dog	g rui	nnir	ng w	hile	e the	e CP	Uis	sle	epi	ng.												
B RW	HALT							Conf nalte	-					-	o eit	her	be	bau	sed	, or	kep	t ru	nni	ng,	wh	ile	the	e CP	i U	is				
		PAUSE	0				F	aus	e wa	atch	dog	g w	hile	the	CPI	J is	halt	ed l	oy t	he c	deb	ugg	er.				L							
		RUN	1				k	keep	the	wa	tch	dog	g rur	nnir	ng w	hile	e the	e CP	U is	ha	lted	by	the	deł	oug	gge	r.							

19.2.6 RR[n] (n=0..7)

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	76	55	4	3	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	Α	A	A	A	A	A	A	A	A	A	A A	A	A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A W						Re	eloa	d re	que	st re	egis	ter																				



20 Random Number Generator (RNG)




Figure 45 Random Number Generator

20.1 Functional description

The Random Number Generator (RNG) generates true non-deterministic random numbers based on internal thermal noise.

The RNG is started by triggering the START task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register.

20.1.1 Digital error correction

A digital corrector algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an 8 bit register for parallel readout from the VALUE register.

It is possible to disable the bias in the CONFIG register. This offers a substantial speed advantage, but may result in a statistical distribution that is not perfectly uniform.

20.1.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when digital error correction is enabled.



20.2 Registers

sk starting the random number generator. sk stopping the random number generator.
sk stopping the random number generator.
ent being generated for every new random number written to the VALUE register.
nortcut register.
terrupt enable set register.
terrupt enable clear register.
onfiguration register.
utput random number.
te te

Table 25 Register overview

20.2.1 SHORTS

Bit num	ber		31	30	29	28	27	26	25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	5 4	13	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	-	A
Reset va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) () 0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																							
A RW	VALRDY_STOP	,					Sł	orte	cut	bet	wee	en V	/ALF	RDY	eve	nt a	and	STO	P ta	ısk.													
			0				Di	isab	le		1																						
			1				Er	iabl	e																								

20.2.2 VALUE

ID (Field ID)	A A A
Reset value 0 0 0 0 0	
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID Value [Description
A R [0255]	Generated random number.



20.2.3 CONFIG

Ke

Bit num	ber		31	30	29	28	27	26	25	5 24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9 9	8	7	6	5 4	4 3	32	21	0		
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					Α		
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0) (0	0 0		
ID RW	Field	Value ID	Va	lue			De	escr	ipti	ion																									
A RW	DERCEN						D	igit	al e	rror	cor	rect	ion																						
			0				D	isak	oled																										
			1				E	nab	led																										



21 Temperature sensor (TEMP)

21.1 Functional description

The temperature sensor measures the silicon die temperature.

The TEMP is started by triggering the START task. When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.

When the temperature measurement is completed, the TEMP analog electronics power down to save power.

The TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

21.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start temperature measurement.
STOP	0x004	Stop temperature measurement.
EVENTS		
DATARDY	0x100	Temperature measurement complete, data ready.
REGISTERS		
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
TEMP	0x508	Temperature.

Table 26 Register overview

21.2.1 TEMP

	Bit number 31	1 30) 29	28	27	26	25	24	23	22	21	20	19	18	17 1	6 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID Field Value Description A Result of temperature measurement. Die temperature in °C, 2's complement format, 0.25 °C precision.	R A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
A Result of temperature measurement. Die temperature in °C, 2's complement format, 0.25 °C precision.	Reset value 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
precision.	ID Field Va	alue			De	scri	ptic	on																							
	A				р	recis	ion.						uren	nent	. Die	tem	oera	ture	e in °	°C, 2	2's co	mp	olem	nen	t fo	rma	it, 0	.25	°C		



22 AES Electronic Codebook Mode Encryption (ECB)

22.1 Functional description

AES ECB is a single AES block encrypt hardware module.

AES ECB features:

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support
- DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

22.1.1 ECB DMA

The ECB implements an EasyDMA mechanism for reading and writing to the RAM. This DMA cannot access the program memory. It can also not access any other parts of the memory area except RAM.

22.1.2 ECB Data Structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

 Table 27
 ECB data structure overview

22.1.3 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.



22.2 Registers

Register	Offset	Description
TASKS		
STARTECB	0x000	Start ECB block encrypt. If a crypto operation is already running in the AES core, the STARTECB task will not start a new encryption and an ERRORECB event will be triggered.
STOPECB	0x004	Abort a possible executing ECB operation. If a running ECB operation is aborted by STOPECB, the ERRORECB event is triggered.
EVENTS		
ENDECB	0x100	ECB block encrypt complete.
ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error.
REGISTERS		
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
ECBDATAPTR	0x504	ECB block encrypt memory pointers.

Table 28 Register overview

22.2.1 ECBDATAPTR



23 AES CCM Mode Encryption (CCM)

23.1 Functional description

The AES CCM supports three operations: key-stream generation, packet encryption, and packet decryption. All these operations are done in compliance with the *Bluetooth* specification¹. A new key-stream must be generated before a new packet encryption or packet decryption operation can be started.

A key-stream is generated by triggering the KSGEN task. An ENDKSGEN event will be generated when the new key-stream has been generated. The key-stream will be stored in the AES CCM's temporary memory area, specified by the SCRATCHPTR, where it will be used in subsequent encryption and decryption operations.

Encryption is started by triggering the CRYPT task with the MODE register set to ENCRYPTION. Similarly, decryption is started by triggering the same task with MODE set to DECRYPTION. An ENDCRYPT event will be generated when packet encryption is completed as well as when packet decryption is completed, see *Figure 46*.




Figure 46 Key-stream generation followed by encryption or decryption. The shortcut is optional.

Key-stream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by the CNFPTR pointer. It is necessary to configure this pointer and its underlying data structure, and the MODE register before the KSGEN task is triggered. It is also necessary to configure the INPTR pointer and the OUTPTR pointer before the CRYPT task is triggered.

If a shortcut is used between ENDKSGEN event and CRYPT task, the INPTR pointer and the OUTPTR pointer must be configured before the KSGEN task is triggered.

23.1.1 Encryption


During packet encryption the AES CCM will read the unencrypted packet located in RAM at the address specified in the INPTR pointer, encrypt the packet and append a four byte long Message Integrity Check (MIC) field to the packet. The AES CCM will also modify the length field of the packet to adjust for the appended MIC field, that is, add four bytes to the length, and store the resulting packet back into RAM at the address specified in the OUTPTR pointer, see *Figure 47 on page 117*.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM.

The AES CCM is limited to read maximum 27 bytes of the unencrypted payload (PL) regardless of what is specified in the length field of the unencrypted packet.

^{1.} Bluetooth AES CCM 128 bit block encryption, see Bluetooth specification Version 4.0.








23.1.2 Decryption

During packet decryption the AES CCM will read the encrypted packet located in RAM at the address specified in the INPTR pointer, decrypt the packet, authenticate the packet's MIC field and generate the appropriate MIC status. The AES CCM will also modify the length field of the packet to adjust for the MIC field, that is, subtract four bytes from the length, and then store the decrypted packet back into RAM at the address pointed to by the OUTPTR pointer, see *Figure 48*.

The CCM is only able to decrypt packets that are at least 5 bytes long, that is, 1 byte encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3 or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM, these packets will always pass the MIC check.

The AES CCM is limited to read maximum 27 bytes of the encrypted payload and four bytes of the MIC regardless of what is specified in the length field of the encrypted packet.





23.1.3 AES CCM and RADIO concurrent operation

The AES CCM is designed to run in parallel with the RADIO to enable on-the-fly encryption and decryption of RADIO packets without CPU involvement. To facilitate this, the RADIO has to be configured with the following settings:

Radio parameter	Value	Description
PCNF0.S0LEN	1	S0 field = 1 byte. Must match with the HEADER property in the data structure associated with INPTR and OUTPTR, see <i>Table 31 on page 121</i> and <i>Table 32 on page 121</i>
PCNF0.LFLEN	5	Length field = 5 bit. Must match with the LENGTH property in the data structure associated with INPTR and OUTPTR, see <i>Table 31 on page 121</i> and <i>Table 32 on page 121</i>
PCNF0.S1LEN	3	S1 field = 3 bit. Must match with the RFU property in the data structure associated with INPTR and OUTPTR, see <i>Table 31 on page 121</i> and <i>Table 32 on page 121</i>
MODE	1_MBIT_QPSK	1 Mbps data rate
PCNF1.BALEN	3	Length of address (32 bit)
CRCCNF.LEN	3	Length of CRC (24 bit)

Table 29 Radio configuration settings

23.1.4 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM is encrypting a packet on-the-fly at the same time as the RADIO is transmitting it, the RADIO must read the encrypted packet from the same memory location as the AES CCM is writing to. The OUTPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 49*.




Figure 49 Configuration of on-the-fly encryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered, in addition the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in *Figure 50* using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM.






Figure 50 On-the-fly encryption using a PPI connection

23.1.5 Decrypting packets on-the-fly in radio receive mode

When the AES CCM is decrypting a packet on-the-fly at the same time as the RADIO is receiving it, the AES CCM must read the encrypted packet from the same memory location as the RADIO is writing to. The INPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 51*.




Figure 51 Configuration of on-the-fly decryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by the RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by the RADIO, the AES CCM will guarantee that the decryption is completed no later than when the END event in the RADIO is generated.



This use-case is illustrated in *Figure 52* using a PPI connection between the ADDRESS event in the RADIO and the CRYPT task in the AES CCM. The KSGEN task is trigger from the READY event in the RADIO through a PPI connection.




Figure 52 On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM

23.1.6 CCM data structure

The CCM data structure specified in *Table 30* is located in RAM at the memory location specified by the CNFPTR pointer register.

Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
. (20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most significant bit) Bit7: Ignored
	21	Ignored
	22	Ignored
	23	Ignored
DIRECTION	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV, , Octet7 (MSO) of IV

Table 30 CCM data structure overview



The NONCE vector (as specified by the *Bluetooth* Core Specification) will be generated by hardware based on the information specified in the CNFPTR data structure.

Property	Address offset	Description	
HEADER	0	Packet Header	
LENGTH	1	Number of bytes in unencrypted payload	
RFU	2	Reserved Future Use	
PAYLOAD	3	0 to 27 bytes unencrypted payload	

 Table 31 Data structure for unencrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC Note: LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	0 to 27 bytes encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC Note: MIC is not added to empty packets

Table 32 Data structure for encrypted packet

23.1.7 CCM DMA and ERROR event

The CCM implements a simple DMA mechanism for reading and writing to the RAM. This DMA cannot access the CODE memory. It can also not access any other parts of the memory area except RAM.

In some scenarios where the CPU and other DMA enabled peripherals are accessing the RAM at the same time, the CCM DMA could experience some bus conflicts which may also result in an error during encryption. If this happens, the ERROR event will be generated.

23.1.8 Shared resources

The CCM shares registers and other resources with other peripherals that have the same ID as the CCM. The user must therefore disable all peripherals that have the same ID as the CCM before the CCM can be configured and used. Disabling a peripheral that have the same ID as the CCM will not reset any of the registers that are shared with the CCM. It is therefore important to configure all relevant CCM registers explicitly to secure that it operates correctly.

The Instantiation table, *Table 3 on page 12*, shows which peripherals have the same ID as the CCM.



23.2 Registers

Register	Offset	Description
TASKS		
KSGEN	0x000	Start generation of key-stream. This operation will stop by itself when completed.
CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.
STOP	0x008	Stop encryption/decryption
EVENTS		
ENDKSGEN	0x100	Key-stream generation complete
ENDCRYPT	0x104	Encrypt/decrypt complete
ERROR	0x108	CCM error event
REGISTERS		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
MICSTATUS	0x400	MIC check result
ENABLE	0x500	Enable
MODE	0x504	Operation mode
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector
INPTR	0x50C	Input pointer
OUTPTR	0x510	Output pointer
SCRATCHPTR	0x521	Pointer to data area used for temporary storage
23.2.1	SHORTS	

23.2.1 SHORTS

Bit num	per	3	31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6	5	4	3	21	0
ID (Field	ID)	-	•	-	-	-(-	7	•	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-		A
Reset va	lue	(D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) 0
ID RW	Field	Value ID	Val	ue			De	escr	ipti	ion																							
A RW	ENDKSGEN_ CRYPT		0 1				D	hort isab nab	le	t be	twe	en l	END	KSG	iEN	evei	nt a	nd(CRY	PT t	ask												

23.2.2 MICSTATUS

Bit number	31 30 29	28 27 26 25 24 23	22 21 20 19 18	3 17 16 15 14 13 12 1	11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)					· A
Reset value	0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
ID RW Field	Value ID	Description			
A R	0 1	The result of the operation. MIC check failed MIC check passed	·	med during the previous	s decryption



ENABLE 23.2.3

Bit number ID (Field ID)	31 30 29 28	8 27 26 25 24 23 22 	2 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A
Reset value		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field	Value ID	Description	
A R	0	Enable CCM Disable CCM	

23.2.4 MODE

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9 (8	7	6	5	4	3	2	10
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	-	-	-	-		- A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	01
ID RW	Field	Value ID	Va	lue			De	escr	ipti	on																							
A RW							Т	ne n	nod	e op	oera	tio	n to	be i	usec	d.				7													
		Encryption	0				Α	ES C	CM	pa	ket	en	cryp	otior	n mo	ode																	
		Decryption	1				Α	ES C	CM	pa	ket	de	cryp	otior	n mo	ode																	
		CNEDTD																															

23.2.5 CNFPTR

Bit number		31	30	29	28	27	26	25	24	23	22	2 21	20	19	18	: 17	16	15	14	13	12	11	10	9	8	7 (55	4	3	2	1	0
ID (Field ID)		Α	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A	A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0
ID RW Fiel	d Value ID	Va	lue			De	scri	iptic	on	1																						
A RW						r				e da on						-							M N	ON	ICE	ve	cto	r				
23.2.6	INPTR			7																												

23.2.6 INPTR

							·																											
Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID (Field	ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	١
Reset va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 ()
ID RW	Field	Value ID	Va	lue			De	scr	pti	on																								
A RW							In	put	poi	nte	r																							

7	OUTPTR
/	
/	
4	

								•																							
A RW						In	put	poi	inte	r																					
23.2.7	OUTPTR																														
Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	87	6	5	4	3 2	2 1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A	A	A	A	A /	۹ A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0 0	0 0	0
ID RW Field	I Value ID	Va	lue			De	scri	ipti	on																						
A RW						0	utp	ut p	oin	ter																					



23.2.8 SCRATCHPTR

re

Bit number				16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID (Field ID)	A A A A	A A A A A	A A A A A	A A A A A A A A A A A A A A A A A A A	
Reset value	0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID RW Field Value ID	Value	Description			
A			ch' data area used for generation and encryp	temporary storage during key-stream otion/decryption.	
				storage of data during key-stream minimum 43 bytes must be reserved.	



24 Accelerated Address Resolver (AAR)

24.1 Functional description

24.1.1 Resolving a resolvable address

A private resolvable address shall be composed of 6 bytes as illustrated in *Figure 53*.




Figure 53 Resolvable address


To resolve an address the ADDRPTR pointer must point to the least significant byte (LSB) of the resolvable address offset by 3 bytes to accommodate the packet header. The resolver is started by triggering the START task. A RESOLVED event is generated when and if the AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. The AAR will use the IRK specified in the register IRK0 to IRK15 starting from IRK0. How many to be used is specified by the NIRK register. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

The AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the Bluetooth

Specification². The time it takes to resolve an address may vary depending on where in the list the resolvable address is located. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See product specification for more information about resolution time.

The AAR will not distinguish between public and random addresses. The AAR will also not distinguish between static and private addresses, or between private resolvable and private non-resolvable addresses.

The AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. The AAR will generate an END event after it has stopped.



^{2.} Bluetooth Specification Version 4.0 [Vol 3] chapter 10.8.2.3.



24.1.2 Use case example for chaining RADIO packet reception with resolving addresses with the AAR

The AAR may be started as soon as the 6 bytes required by the AAR has been received by the RADIO and stored in RAM. The ADDRPTR pointer must point to the least significant byte of the resolvable address within the received packet.




Figure 55 Address resolution with packet loaded into RAM by the RADIO

24.1.3 IRK data structure

The IRK data structure specified in *Table 33* is located in RAM at the memory location specified by the CNFPTR pointer register.

Property	Address offset	Description	
IRK0	0	IRK number 0 (16 – byte)	
IRK1	16	IRK number 1 (16 – byte)	
IRK15	240	IRK number 15 (16 – byte)	

 Table 33 IRK data structure overview

24.1.4 AAR DMA

The AAR implements a simple DMA mechanism for reading and writing to the RAM. This DMA cannot access the code memory. It can also not access any other parts of the memory area except RAM.

24.1.5 Shared resources

The AAR shares registers and other resources with other peripherals that have the same ID as the AAR. The user must therefore disable all peripherals that have the same ID as the AAR before the AAR can be configured and used. Disabling a peripheral that have the same ID as the AAR will not reset any of the registers that are shared with the AAR. It is therefore important to configure all relevant AAR registers explicitly to secure that it operates correctly. The Instantiation table, *Table 3 on page 12*, shows which peripherals have the same ID as the AAR.



24.2 Registers

er Offset Description
0x000 Start resolving addresses based on IRKs specified in the IRK data structure
0x008 Stop resolving addresses
ſS
0x100 Address resolution procedure complete
VED 0x104 Address resolved
SOLVED 0x108 Address not resolved
TERS
SET 0x304 Interrupt enable set register
CLR 0x308 Interrupt enable clear register
S 0x400 Resolution status
E 0x500 Enable AAR
0x504 Number of IRKs
8 0x508 Pointer to IRK data structure
TR 0x510 Pointer to the resolvable address
CHPTR 0x514 Pointer to data area used for temporary storage

24.2.1 STATUS

ID (Field ID) - <	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1
Reset value 0	0 0
ID RW Field Value ID Value Description A R 015 The IRK that was 24.2.2 ENABLE 31.30 29 28 27 26 25 24 23 Bit number 31.30 29 28 27 26 25 24 23 ID (Field ID) - - - - - - - - Reset value 0 0 0 0 0 0 0 0 0 0	used last time an address was resolved 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID Value Description A R 015 The IRK that was 24.2.2 ENABLE 31 30 29 28 27 26 25 24 23 Bit number 31 30 29 28 27 26 25 24 23 ID (Field ID)	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
24.2.2 ENABLE Bit number 31 30 29 28 27 26 25 24 23 ID (Field ID) -	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Bit number 31 30 29 28 27 26 25 24 23 ID (Field ID) -	
ID (Field ID)	
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A
ID RW Field Value Description	
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Value Description	
A RW Enable or disable 0 Disable 3 Enable	e AAR



24.2.3 NIRK

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 1	4 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			A A A A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 1
ID RW Field	Value ID Value	Description	C
A RW	116	Number of identity root keys available in the IRK	data structure

24.2.4 IRKPTR

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3		2 1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A .	A /	۱ ۱	۹ A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0 0	0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A RW						Pc	ointe	er to	o th	e IRI	K da	ta s	truc	ture	e																	
24.2.5	ADDRPTR																					•										

24.2.5 ADDRPTR

Bit number	31 30 29 28	8 27 26 25 24 23 22 21	20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	A A A A	A A A A A A	
Reset value	0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field	Value ID	Description	
A RW		Pointer to resolvable add	łress (6 bytes)

SCRATCHPTR 24.2.6

A A	Reset value 0	eset value v
D RW Field Value ID Description A RW Pointer to a 'scratch' data are used for temporary storage during resolution	D RW Field Value ID Description A RW Pointer to a 'scratch' data are used for temporary storage during resolution	Value ID Value Value Description A RW Pointer to a 'scratch' data are used for temporary storage during resolution
A RW Pointer to a 'scratch' data are used for temporary storage during resolution	A RW Pointer to a 'scratch' data are used for temporary storage during resolution	A RW Pointer to a 'scratch' data are used for temporary storage during resolution
A space of minimum 3 bytes must be reserved	A space of minimum 3 bytes must be reserved	A space of minimum 3 bytes must be reserved
	3	



25 Serial Peripheral Interface (SPI) Master




Figure 56 SPI master

Note: RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

25.1 SPI master - functional description

The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. These registers are double buffered to enable some degree of uninterrupted data flow in and out of the SPI master. The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

25.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins according to the configuration specified in the PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI master signal is not connected to any physical pin. The PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in *Table 34* prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSELSCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSELMOSI	Output	0
MISO	As specified in PSELMISO	Input	Not applicable

Table 34 GPIO configuration



25.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. The user must therefore disable all peripherals that have the same ID as the SPI before the SPI can be configured and used. Disabling a peripheral that have the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

The Instantiation table in section 4.2 on page 12 shows which peripherals have the same ID as the SPI.

25.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register. Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in *Figure 57*. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.




Figure 57 SPI master transaction.

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number '3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see



Figure 58 on page 131. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.




Figure 58 READY event timing details for SPI master mode for CPHA = 0 and CPHA = 1.

25.2 Registers

, ce

Register	Offset	Description	
EVENTS			
READY	0x108	TXD byte sent and RXD byte received	
REGISTERS		0	
INTENSET	0x304	Interrupt enable set register	
INTENCLR	0x308	Interrupt enable clear register	
ENABLE	0x500	Enable SPI	
PSELSCK	0x508	Pin select for SCK	
PSELMOSI	0x50C	Pin select for MOSI	
PSELMISO	0x510	Pin select for MISO	
RXD	0x518	RXD register	
TXD	0x51C	TXD register	
FREQUENCY	0x524	SPI frequency	
CONFIG	0x554	Configuration register	

Table 35 Register overview



1

25.2.1 RXD

ID (Field ID) - - - - - - - - - - - - - - A <	Bit number 3°	1 30 29 28	27 26 25 24 23 22 21 2	20 19 18 17 16 15	5 14 13 12 11 10 9 8 7	6543210
RW Field Value ID Value Description	(Field ID) -				A	A A A A A A
	eset value 0	000	0 0 0 0 0 0 0		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0
A RW RX data received. Double buffered.	D RW Field Value ID Va	/alue	Description			
	RW		RX data received. Double	buffered.		

25.2.2 TXD

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (65	4	3	2	1 0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		Þ	-	-	A	A A	A		A	A A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (D 0	0	0	0	0 0
ID RW Field	Value ID	Va	lue	!		De	escr	ipti	on																						
A RW						T)	X da	ta t	o se	nd.	Do	uble	e bu	ffer	ed																

25.2.3 ENABLE

Bit number	31 30 29 28	3 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	0 0 0 0	A A A O O O O O O O O O O O O O O O O O
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW		Enable or disable SPI
DISABLE	0	Disable SPI
ENABLE	1	Enable SPI

25.2.4 PSELSCK

Bit number 3		
	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	54321
D (Field ID) A	A A A A A A A A A A A A A A A A A A A 	A A A A A
Reset value 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1
ID RW Field Value ID V	alue Description	
A	Pin number configuration for SPI SCK signal	
RW	031] Pin number to route the SPI SCK signal to	
W	DxFFFFFFF Disconnect	
S		



25.2.5 PSELMOSI

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 !	5 4	13	3 2	21	0	
D (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	4 <i>4</i>	۱ <i>۱</i>	A A	A	
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 .	1 1	1	1	1	1	
DRW Field V	alue ID	Val	lue			De	scri	ptio	on																								
A						Pi	ո ու	ımb	er c	onf	igur	atic	n fo	or SP	n No	DSI s	sign	al														•	
RW		[0.	.31]			Pi	n nı	ımb	er t	o ro	ute	the	SPI	мо	SI si	gna	l to																
W		0x	FFF	FFF	FF	Di	sco	nne	ct																								

25.2.6 PSELMISO

Bit number	31 30 2	29 28	27 26	25 24	23 2	2 21	20	19 18	3 17	16	15 ⁻	14 1	31	2 11	10	9 8	7	6	5 4	13	2	10
ID (Field ID)	A A <i>A</i>	A A	A A	A A	A A	A	A	A A	A	A	A	A A	A	A	A	A A	A	A	A	۹ A	A	A A
Reset value	1 1 1	11	11	1 1	1 1	1	1	11	1	1	1	1 1	1	1	1	1 1	1	1	1 1	1	1	11
ID RW Field Valu	e ID Value		Descri	ption																		
А			Pin nu	umber	config	uratio	on foi	r SPI n	naste	er M	ISO s	igna	I -									
RW	[031]		Pin nu	umber	to rou	te the	SPI r	naste	r MI	SO s	ignal	to										
W	0xFFFF	FFFF	Disco	nnect																		

25.2.7 CONFIG

I <td< th=""></td<>
ID IV Field Value ID Value Description A RW ORDER Bit order
A RW ORDER Bit order A MSBFIRST 0 Most significant bit shifted out first B RW CPOL LSBFIRST 1 A RW CPOL Serial clock (SCK) polarity A ACTIVEHIGH 0 Active high A ACTIVELOW 1 Active low C RW CPHA Serial clock (SCK) phase LEADING 0 Sample on leading edge of clock, shift serial data on trailing edge
Image: Second
LSBFIRST 1 Least significant bit shifted out first B RW CPOL Serial clock (SCK) polarity ACTIVEHIGH 0 Active high ACTIVELOW 1 Active low C RW CPHA Serial clock (SCK) phase LEADING 0 Sample on leading edge of clock, shift serial data on trailing edge
B RW CPOL Serial clock (SCK) polarity ACTIVEHIGH 0 Active high ACTIVELOW 1 Active low C RW CPHA Serial clock (SCK) phase LEADING 0 Sample on leading edge of clock, shift serial data on trailing edge
ACTIVEHIGH 0 Active high ACTIVELOW 1 Active low C RW CPHA Serial clock (SCK) phase LEADING 0 Sample on leading edge of clock, shift serial data on trailing edge
ACTIVELOW 1 Active low C RW CPHA Serial clock (SCK) phase LEADING 0 Sample on leading edge of clock, shift serial data on trailing edge
C RW CPHA Serial clock (SCK) phase LEADING 0 Sample on leading edge of clock, shift serial data on trailing edge
LEADING 0 Sample on leading edge of clock, shift serial data on trailing edge
TRAILING 1 Sample on trailing edge of clock, shift serial data on leading edge



C, CC


25.2.8 FREQUENCY

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	A A A A A A A A A A A A A A A A A A A
Reset value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value Description
A RW	SPI master data rate
K125	0x02000000 125 kbps
K250	0x04000000 250 kbps
K500	0x08000000 500 kbps
M1	0x1000000 1 Mbps
M2	0x20000000 2 Mbps
M4	0x40000000 4 Mbps
M8	0x8000000 8 Mbps



26 SPI Slave (SPIS)

SPIS is a SPI slave with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.



26.1 Pin configuration

The different signals CSN, SCK, MOSI, and MISO associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI slave signal will not be connected to any physical pins.

The PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see *chapter 11 on page 36* for more information about power modes.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in *Table 36 on page 136* prior to enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

SPI signal	SPI pin	Direction	Output value	Comment	
CSN	As specified in PSELCSN	Input	Not applicable		
SCK	As specified in PSELSCK	Input	Not applicable		
MOSI	As specified in PSELMOSI	Input	Not applicable		•
MISO	As specified in PSELMISO	Input	Not applicable	Emulates that the SPI slave is not selected.	

Table 36 Pin configuration

26.2 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. You must, therefore, disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used. Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in section 4.2 on page 12 shows which peripherals have the same ID as the SPI slave.

26.3 SPI slave operation

SPI slave uses two memory pointers, RXDPTR and TXDPTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively, see *Figure 59 on page 135*. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

Before the CPU can safely update the RXDPTR and TXDPTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXDPTR and TXDPTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering the RELEASE task. This is illustrated in *Figure 60 on page 138*. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXDPTR register, the TXDPTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in *Figure 60 on page 138*, the semaphore will be granted to the CPU.



If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXDPTR and RXDPTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END_ACQUIRE shortcut can be used. With this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.


The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.


The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The AMOUNTRX and AMOUNTTX registers are updated when a granted transaction is completed. The AMOUNTTX register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the AMOUNTRX register indicates how many bytes were written into the RX buffer in the last transaction.



rere







26.4 Registers

Register	Offset	Description	Support
TASKS			
ACQUIRE	0x024	Acquire SPI semaphore.	S
RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it.	S
EVENTS			
END	0x104	Granted transaction completed.	S
ACQUIRED	0x128	Semaphore acquired.	5
REGISTERS			
SHORTS	0x200	Shortcut for the SPI slave.	S
INTENSET	0x304	Interrupt enable set register.	S
INTENCLR	0x308	Interrupt enable clear register.	S
SEMSTAT	0x400	Semaphore status register.	S
STATUS	0x440	Status from last transaction.	S
ENABLE	0x500	Enable SPI slave.	S
PSELSCK	0x508	Pin select for SCK.	S
PSELMISO	0x50C	Pin select for MISO.	S
PSELMOSI	0x510	Pin select for MOSI.	S
PSELCSN	0x514	Pin select for CSN.	S
RXDPTR	0x534	RXD data pointer.	S
MAXRX	0x538	Maximum number of bytes in receive buffer.	S
AMOUNTRX	0x53C	Number of bytes received in last granted transaction.	S
TXDPTR	0x544	TXD data pointer.	S
MAXTX	0x548	Maximum number of bytes in transmit buffer.	S
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction.	S
CONFIG	0x554	Configuration register.	S
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.	S
ORC	0x5C0	Over-read character. Character clocked out after an over-read of the transmit buffer.	S

Table 37 Register overview

26.4.1 SHORTS

Bit number ID (Field ID)	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Reset value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value Description
A RW END_ACQUIRE	Enable or disable shortcut between END event and ACQUIRE task.



26.4.2 ENABLE

Bit number	31	30	29	28	3 27	26	25	24	1 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	10
ID (Field ID)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A	A A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID RW Field Value ID		Va	lue		De	escr	ipti	on																							
A RW					E	nab	le o	r di	sab	le S	PI sl	ave																			
DISABLE			0		D	isak	ole S	SPI :	slav	e																					
ENABLE			2		E	nab	le S	PI s	lave	2																					

26.4.3 SEMSTAT

Bit number	31	3	0 2	92	8 2	27 2	6 2	25 2	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12	2 11	1	09	8	7	6	5	4	3	2	1	0
ID (Field ID)	-	-	-	-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	-	-	-	-	A	A
Reset value	0	0	0	0	0) ()) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ID RW Field Value ID	Va	alue	e		۵	Desc	rip	otior	ı																							
A R Free CPU SPIS	0 1 2					Sen Sen Sen	nap nap nap	hore hore hore hore hore	e is f e is a e is a	ree. Issig Issig	ned	to S	SPI s	lave				2														

26.4.4 STATUS

Individual status bits are cleared by writing a '1' to the bits that shall be cleared.

Bit number	21 20 20 2	2 77 76 75 74 72	22 21 20 10 19	17 16 15 14 13 12	0 11 10 0 9 7 6	5 / 2 2
	51 50 29 20	6 27 20 23 24 23	22 21 20 19 18	17 10 15 14 15 12	211109870	5452
ID (Field ID)						
Reset value	0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0
ID RW Field Value ID) Value	Description				
A RW OVERREAD B RW OVERFLOW	0		ead detected and p w detected and p			
26.4.5 RXDPTR	20					
Bit number	31 30 29 24	8 27 26 25 24 23	22 21 20 19 18	17 16 15 14 13 12	2 11 10 9 8 7 6 9	543
ID (Field ID)	A A A A	AAAAA	A A A A A	A A A A A A	A A A A A A	A A A
Reset value	0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	000
ID RW Field Value ID) Value	Description				



TXDPTR 26.4.6

Bit number		31	30	29	28	2	7 26	5 2!	5 24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Val	lue			D	escr	ipt	ion																								
A RW						T	ТХD	dat	a po	inte	er																						
26.4.7	PSELCSN																																
Bit number		31	30	29	28	3 2	7 26	5 2!	5 24	23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

26.4.7 PSELCSN

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID	Va	lue			De	scri	ipti	on													6											
A RW W)31 xFFI] FFFI	FF	Pi		umb	ber		-		on f e SP																				
26.4.8	PSELSCK																			5													

26.4.8 PSELSCK

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	10
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11
ID RW Field	Value ID	Va	lue			De	scri	ptio	on																							
A RW W			31) (FFF	-	FF	Pi		umb	oer t								sign I to.															

PSELMOSI 26.4.9

ID (Field ID) A A A A A A A A A A A A A A A A A A A	
Reset value 1 1 1 1 1 1	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID Value Desc	scription
RW [031] Pin r	n number configuration for SPI MOSI signal. n number to route the SPI MOSI signal to. sconnect.



26.4.10 PSELMISO

Bit number		31	30	29	28	27	26	25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 3	2 1	0	
ID (Field ID)		A	Α	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	A /	A	
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1	1 '	11	1	
ID RW Field	Value ID	Va	lue			De	scr	ipti	on																								
A RW W		-	31] (FFF		FF	Pi	n n		ber		-		ion f e SP				-																

26.4.11 CONFIG

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	76	5 5	4	3	2	1 ()
ID	(Fielc	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	с	B /	١
Re	set va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 0)
ID	RW	Field	Value ID	Va	lue			De	escri	ipti	on																							
А	RW	ORDER						Bi	it or	der.																								
			MSBFIRST	0				Μ	ost	sigr	nific	ant	bit	shif	ted	out	first	t.																
			LSBFIRST	1				Le	east	sigi	nific	ant	bit	shif	ted	out	firs	t.																
В	RW	CPHA						Se	erial	clo	ck (SCK) pł	nase	·.																			
			LEADING	0				Sa	amp	le c	n le	eadi	ng	edg	e of	cloc	ck, s	hif	t ser	rial d	data	a on	trai	ling	, ed	ge.								
			TRAILING	1				Sa	amp	le c	n tr	railir	ng e	edge	e of	cloc	k, s	hift	ser	ial c	lata	on	lead	ding	, ed	ge.								
С	RW	CPOL						Se	erial	clo	ck (SCK) po	olari	ty.					-														
			ACTIVEHIGH	0				A	ctiv	e hig	gh.																							
			ACTIVELOW	1				A	ctiv	e lo	w.																							

26.4.12 DEF

Bit number ID (Field ID) Reset value					.0 2			~	127	~~	~ 1	20		10		10		14	12		11			•	· `				-	
Reset value					_															12	••	10	-				-		-	
				_	[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- 1	A /	A A	A	A	Α.	A
		0 (0 (0 0		0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () 0	0	0	0	0
ID RW Field	Value ID	Valu	Je	$\mathbf{\lambda}$	I	Descr	ripti	on																						
A RW					Γ	Defa	ult c	har	acte	r. C	lock	ed o	out	on l	MISC) du	rin	g ar	ig	nore	ed t	rans	act	ion						
26.4.13	ORC	6																												
Bit number		31 3	30 2	29 2	8 2	27 26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	76	5 5	4	3	2	1
ID (Field ID)					-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- 1	A /	A A	A	A	A	A
Reset value		0 (0 0	0 0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0 (0	0	0	0
ID RW Field	Value ID	Valu	Je		(Descr	ripti	on																						
A RW						Over buffe		d ch	nara	cter	. Ch	arad	cter	clo	cked	l ou	t af	ter a	an c	over	-rea	nd of	⁻ th	e tr	an	imi	t			



26.4.14 MAXRX

Bit number		31	30	29	28	27	26	25	24	23	3 22	2 21	20	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0)	
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A	A	A	A	A A	L	
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0)	
ID RW Field	Value ID	Va	lue			De	scr	ipti	on																									
A RW						М	axi	mur	n n	uml	ber	of b	yte	s in	rece	ive	buf	fer.																

26.4.15 MAXTX

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	2 1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- (Þ,	-	-	A	A	A	A A	x 4	A A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0	0
ID RW Field	Value ID	Va	lue			De	scri	ipti	on												. (
A RW						Μ	axir	nur	ո ու	umb	oer (of by	ytes	in t	ran	smit	t bu	ffer.														

26.4.16 AMOUNTRX


Bit number	31 30 29 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	210
ID (Field ID)		A A A A	AAA
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000
ID RW Field	Value ID Value	Description	
A RW		Number of bytes received in the last granted transaction.	

26.4.17 AMOUNTTX

eset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Bit number	31 30 29 2	8 27 2	6 25 2	4 23	3 22 2	1 20 1	9 18	17 1	6 1	5 14	13	12	11	10	98	7	6	5	43	2	1
RW Field Value Description	ID (Field ID)		••••)	-			-		-	-	-	-	-	-		A	A	A	A A	A	A
	Reset value	0 0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0 0	0	0
RW Number of bytes transmitted in the last granted transaction.	ID RW Field Value I	D Value	Desc	riptior	ı																	
	A RW		Num	nber of	byte	s trans	mitted	in th	e last	grar	ted	trar	isac	tion	-							



27 I²C compatible Two Wire Interface (TWI)



27.1 Functional description

The TWI master is compatible with I²C operating at 100 kHz and 400 kHz. This TWI master is not compatible with CBUS. As illustrated in *Figure 61*, the TWI transmitter and receiver are single buffered.

A TWI setup comprising one master and three slaves is illustrated in *Figure 62*. This TWI master is only able to operate as the only master on the TWI bus.




Figure 62 A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

27.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSELSCL and PSELSDA registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated TWI master signal is not connected to any physical pin. The PSELSCL and PSELSDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in *Table 38 on page 145*.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Drive strength	Output value	
SCL	As specified in PSELSCL	Input	S0D1	Not applicable	
SDA	As specified in PSELSDA	Input	S0D1	Not applicable	

 Table 38
 GPIO configuration

27.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI. Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in *section 4.2 on page 12* shows which peripherals have the same ID as the TWI.

27.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK/NACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A READY event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the READY event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in *Figure 63 on page 146*. Occurrence 3 in *Figure 63 on page 146* illustrates delayed processing of the READY event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.






Figure 63 The TWI master writing data to a slave.

The TWI master write sequence is stopped when the STOP task is triggered. When the STOP task is triggered, the TWI master will generate a stop condition on the TWI bus.

27.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK/NACK bit the TWI slave will send data to the master using the clock generated by the master.


The TWI master will generate a READY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in *Figure 64 on page 147*. Occurrence 3 in *Figure 64 on page 147* illustrates delayed processing of the READY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.







27.6 Master repeated start sequence

Figure 65 on page 147 illustrates a typical repeated start sequence where the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.




Figure 65 A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between



To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

27.7 Registers

Register	Offset	Description
TASKS		
STARTRX	0x000	Start TWI receive sequence
STARTTX	0x008	Start TWI transmit sequence
STOP	0x014	Stop TWI transaction
SUSPEND	0x01C	Suspend TWI transaction
RESUME	0x020	Resume TWI transaction
EVENTS		
STOPPED	0x104	TWI stopped
RXDRDY	0x108	TWI RXD byte received
TXDSENT	0x11C	TWI TXD byte sent
ERROR	0x124	TWI error
BB	0x138	TWI byte boundary, generated before each byte that is sent or received
REGISTERS		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
ERRORSRC	0x4C4	TWI error source
ENABLE	0x500	Enable TWI master
PSELSCL	0x508	Pin select for SCL
PSELSDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency
ADDRESS	0x588	Address used in the TWI transfer



27.7.1 SHORTS

Bit num	ber		31	30) 29	2	8 27	26	5 25	5 24	4 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 E	5 5	54	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	В	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0 (0	0	0	0
ID RW	Field	Value ID	Va	lue	•		D	esci	ripti	ion																							
A RW	BB_SUSPEND		0 1				C	hor Isal nab	ble	it be	etwe	een	BB e	even	it ar	nd SI	USP	END	D ta:	sk													
B RW	BB_STOP		0 1				C	hor Isal nab	ble	it be	etwe	een	BB e	even	it ar	nd S	TOP	' tas	k														

27.7.2 ERRORSRC

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		СВ-
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field	Value ID Value	Description
B RW ANACK	1	NACK received after sending the address (write '1' to clear)
C RW DNACK	1	NACK received after sending a data byte (write '1' to clear)

27.7.3 ENABLE

Bit number		31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	17	' 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	,
ID (Field ID)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A	A	١
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	,
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																								
A RW						Er	nabl	le o	r di	sab	e T\	٧I																					
	DISABLE	0				Di	sab	ole T	WI																								
	ENABLE	5				Er	nabl	le T	WI																								
2774 5																																	

27.7.4 PSELSCL

<

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	21	0
ID (Field ID)	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A	A
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11	1
ID RW Field Value ID	Val	ue			De	scri	ptio	on																							
A					Pir	n nu	ımb	er o	cont	figu	rati	on f	or T	WI S	SCL	sigı	nal														
RW	[0.	.31]			Pir	า ทบ	ımb	er t	o ro	oute	e the	e TV	/I S0	CL si	igna	al to)														
W	0x	FFFF	FFF	F	Di	scor	nne	ct																							



PSELSDA 27.7.5

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	ΑΑΑΑ	A A A A A A A A A A A A A A A A A A A
Reset value	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field	Value ID Value	Description
A		Pin number configuration for TWI SDA signal
RW	[031]	Pin number to route the TWI SDA signal to
W	0xFFFFFFFF	Disconnect

27.7.6 RXD

Bit number 31 30 29 28 27 26 25 24 23 22 21 10 15 14 13 12 11 10 9 8 7 6 5 4 3 2 ID (Field ID) - - - - - - - - 4 A<																								· · · ·			A						
Reset value 0 <td< td=""><td>Bit number</td><td></td><td>31</td><td>30</td><td>) 29</td><td>28</td><td>27</td><td>7 26</td><td>5 25</td><td>5 24</td><td>23</td><td>3 22</td><td>2 21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>2 11</td><td>10</td><td>9 0</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1 (</td></td<>	Bit number		31	30) 29	28	27	7 26	5 25	5 24	23	3 22	2 21	20	19	18	17	16	15	14	13	12	2 11	10	9 0	8	7	6	5	4	3	2	1 (
ID RW Field Value ID Value Description A RW RX data from last transfer	ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•		-	A	A	A	A	A	A	A /
A RW RX data from last transfer	Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
	ID RW Field	Value ID	Va	alue	•		De	escr	ipti	ion																							
27.7.7 TXD	A RW						R	X da	ata f	from	n las	t tra	ansf	er			1				5												
	27.7.7	TXD																															

27.7.7 TXD

Bit number		31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	2 1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	7	-		-		-	-	-	-	-	-	-	-	-	-	A	A	A	A /	A /	4 /	A A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0) (0 0
ID RW Field	Value ID	Va	lue			De	escr	ipti	on																							
A RW						T.	X da	ata f	or n	ext	tra	nsfei	r																			

FREQUENCY 27.7.8

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	10
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	A A
Reset value		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A RW						т١	NI n	nast	er c	lock	fre	que	ncy																			
	K100	0>	(0198	8000	00	10	00 k	bps																								
	K250	0>	(400)	0000)	25	50 k	bps																								
	K400	0>	(0668	8000	00	40	00 k	bps																								



27.7.9 ADDRESS

Ke

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 1	18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3210
D (Field ID)			A A A	A A A A
Reset value	0000	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000
D RW Field Value ID	Value	Description		C
A RW		TWI address		



28 Universal Asynchronous Receiver/Transmitter (UART)




Figure 66 UART configuration

28.1 Functional description

The UART implements support for the following features:

- Full-duplex operation
- Automatic flow control
- Parity checking and generation for the 9th data bit

As illustrated in *Figure 66*, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

28.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated UART signal will not be connected to any physical pin. The PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in *Table 40*.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

Table 40 GPIO configuration






The UART shares registers and other resources with other peripherals that have the same ID as the UART. Therefore, you must disable all peripherals that have the same ID as the UART before the UART can be configured and used. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in section 4.2 on page 12 for details on peripherals and their IDs.

28.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task. Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in *Figure 67*. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.



28.5 Reception


A UART reception sequence is started by triggering the STARTRX task. The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.



The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see *Figure 68*.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in *Figure 68*. The UART will be able to receive up to four bytes if they are sent immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period equal to the time it takes to send four bytes on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.



As indicated in occurrence 2 in *Figure 68*, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

28.6 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

28.7 Using the UART without flow control

If flow control is not enabled the interface will behave as if the CTS and RTS lines are kept active all the time.

28.8 Parity configuration

When parity is enabled, the parity will be generated automatically from the even parity of TXD and RXD for transmission and reception respectively.



28.9 Registers

Register	Offset	Description
TASKS		
STARTRX	0x000	Start UART receiver
STOPRX	0x004	Stop UART receiver
STARTTX	0x008	Start UART transmitter
STOPTX	0x00C	Stop UART transmitter
EVENTS		
RXDRDY	0x108	Data received in RXD
TXDRDY	0x11C	Data sent from TXD
ERROR	0x124	Error detected
RXTO	0x144	Receiver timeout
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSELRTS	0x508	Pin select for RTS
PSELTXD	0x50C	Pin select for TXD
PSELCTS	0x510	Pin select for CTS
PSELRXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate
CONFIG	0x56C	Configuration of parity and hardware flow control

 Table 41 Register overview

28.9.1 RXD

Bit number	31 30 29 28 27 26 25 24 23 22 21	20 19 18 17 16 15 14 13	3 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			A A A A A A A A
Reset value	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value II	Value Description		
AR	RX data received in prev	vious transfers.	
0			



28.9.2 TXD

Bit number		31	30	29	28	27	26	25	24	23	22	2 21	1 20) 19	9 18	3 17	7 16	i 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 (0		1
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A	A	A	A	A	A		
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID RW Field	Value ID	Va	lue			De	scr	ipti	on																										
A W						T)	K da	ta t	o be	e tra	ansf	erre	ed.																						
28.9.3	ENABLE																												_						
20.9.5	ENADLE																																		

28.9.3 ENABLE

																													- M				
Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	C
ID (Field ID)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ipti	on												. (
A RW						Er	nabl	e o	r dis	able	e U/	٩RT												7									
	DISABLE	0				D	isab	le L	JAR	Г																							
	ENABLE	4				Eı	nabl	e U	ART																								
28.9.4	PSELRTS																																
Bit number		31 :	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

28.9.4 **PSELRTS**

Bit number	31 30	29 2	28 27	26	25 2	4 23	3 22	21	20	19	18	17	16	15 1	14	13	12	11	10	98	3 7	6	5	4	3	2	1 ()
ID (Field ID)	A A	A A	A A	A	A A	A	A	A	A	A	A	Α	A	A /	A /	A	A	A	A	A A	A A	A	A	A	A	A	A /	•
Reset value	1 1	1 1	11	1	1 1	1	1	1	1	1	1	1	1	1 1	1.	1	1	1	1	1 1	1	1	1	1	1	1	1 .	ł
ID RW Field Value ID	Value		De	scri	ptior	1																						
Α			Pi	n nu	imbe	r con	figu	ratio	on fo	or U	IART	RTS	5 sig	nal														
RW	[031]		Pi	n nu	imbe	r to r	oute	the	UA	RT I	RTS	sign	al to	0														
W	0xFFFI	FFFFF	D	iscor	nnect	:																						

PSELTXD 28.9.5

Bit number	31 30 29 2	28	27 26	5 25	24 2	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 5	4	3	2	1	(
ID (Field ID)		A	A A	A	A A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	۹ <i>4</i>	A	A	A	A	1
Reset value	1 1 1 1	1	1 1	1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1	1	1	1	1	
ID RW Field Valu	ID Value	l	Descr	iptic	on																						
A			Pin n	umb	er coi	nfigu	iratio	on fo	or UA	ART	TXD	sig	nal														
RW	[031]		Pin n	umb	er to	route	e the	UAI	RT T	XD :	sign	al to)														
W	0xFFFFFFFF	F	Disco	onne	ct																						
0																											



28.9.6 PSELCTS

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	21	0	
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A /	•	A A	A	
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	ı .	11	1	
ID RW Field	Value ID	Va	lue			De	scr	iptio	on																								
A						Pi	n ni	umb	oer o	conf	igu	ratio	on fo	or U	ART	CTS	5 sig	jnal															
RW		[0	31]			Pi	n ni	umb	oer t	o ro	oute	the	UA	RT (CTS	sigr	al to	0															
W		0>	٢FF	FFF	FF	Di	sco	nne	ct																								

28.9.7 PSELRXD

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	13	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	Α	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	Α.	A A	A A	A	A	A
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11	1	1	1	1
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																							
A						Piı	n nu	ımb	er c	onfi	igur	atio	n fo	r UA	RTI	RXD	sig	nal	9													
RW		[0	31]			Piı	n nu	ımb	er to	o ro	ute	the	UAF	RT R	KD s	sign	al to	2	K													
W		0×	FFF	FFFF	F	Di	scoi	nne	ct																							

28.9.8 ERRORSRC

ID Field Value ID Description A OVERRUN Overrun error. A start bit is received while the previous data still lies in RXD. (Previous data is lost.) A R 0 Not occurred B PARITY 1 Clear B PARITY Parity error. A character with bad parity is received, if HW parity check is enabled. C FRAMING Framing error occurred. A valid stop bit is not detected on the serial data input after all bits in a character have been received.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R 0 Not occurred R 1 Occurred W 1 Clear B PARITY PARITY Parity error. A character with bad parity is received, if HW parity check is enabled. C FRAMING	
R 1 Occurred W 1 Clear B PARITY Parity error. A character with bad parity is received, if HW parity check is enabled. C FRAMING Framing error occurred. A valid stop bit is not detected on the serial data input after all bits in a character	us data still lies in RXD. (Previous data is lost.)
W 1 Clear B PARITY Parity error. A character with bad parity is received, if HW parity check is enabled. C FRAMING Framing error occurred. A valid stop bit is not detected on the serial data input after all bits in a character	
B Parity error. A character with bad parity is received, if HW parity check is enabled. C FRAMING Framing error occurred. A valid stop bit is not detected on the serial data input after all bits in a character	
C FRAMING Framing error occurred. A valid stop bit is not detected on the serial data input after all bits in a character	
A valid stop bit is not detected on the serial data input after all bits in a character	, if HW parity check is enabled.
	serial data input after all bits in a character
D BREAK Break condition. The serial data input is '0' for longer than the length of a data frame. (The data frame length is 10 bits without parity bit, and 11 bits with parity bit.)	5



•

28.9.9 CONFIG

Bit number	31 30 29 28	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW HWFC		Hardware flow control
	0	Disabled
	1	Enabled
B RW PARITY		Parity
	0x0	Exclude parity bit
	0x7	Include parity bit
28.9.10 BAUDRA	ATE	
Bit number	31 30 29 28	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

28.9.10 BAUDRATE



29 Quadrature Decoder (QDEC)




Figure 69 Quadrature decoder configuration

29.1 Functional description

The Quadrature Decoder (QDEC) can be used for decoding the output of an off-chip quadrature encoder. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- Optional input debounce filters.

• Optional LED output signal for optical encoders.

29.1.1 Pin configuration

The different signals: Phase A, Phase B, and LED, are mapped to physical pins according to the configuration specified in the PSELA, PSELB, and PSELLED registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSELA, PSELB, and PSELLED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in *Table 42 on page 160* prior to enabling the QDEC. This configuration must be retained in the GPIO for the selected IOs as long as the QDEC is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

QDEC signal	QDEC pin	Direction	Output value
Phase A	As specified in PSELA	Input	Not applicable
Phase B	As specified in PSELB	Input	Not applicable
LED	As specified in PSELLED	Input	Not applicable

Table 42 GPIO configuration

29.1.2 Sampling and decoding

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms; phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by which of these two waveforms that changes level first. Invalid transitions may occur, that is when the two waveforms switch simultaneously. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1). The decoding of the sample pairs is described in *Table 43*.

Previc (n - 1)	ous sample pair	Current pair (n)	samples	SAMPLE register	ACC operation	ACCDBL operation	Description
A	В	Α	В		openation	operation	
0	0	0	0	0	No change	No change	No movement
		0	1	1	Increment	No change	Movement in positive direction
		1	0	-1	Decrement	No change	Movement in negative direction
		1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
		0	1	0	No change	No change	No movement
		1	0	2	No change	Increment	Error: Double transition
		1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
		0	1	2	No change	Increment	Error: Double transition
		1	0	0	No change	No change	No movement
		1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
		0	1	-1	Decrement	No change	Movement in negative direction
		1	0	1	Increment	No change	Movement in positive direction
		1	1	0	No change	No change	No movement

Table 43 Quadrature decoder input decoding



29.1.3 LED output

The LED output follows the sample period and the LED is switched on a given period prior to sampling and switched off immediately after the inputs are sampled. The period the LED is switched on prior to sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

For using off-chip mechanical encoders not requiring a LED, the LED output can be disabled by writing 0xFFFFFFF to the PSELLED register. In this case the QDEC will not acquire access to a LED output pin and the pin can be used for other purposes by the CPU.

29.1.4 Debounce filters

Each of the two phase inputs have digital debounce filters. When enabled, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register), and the filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter, and any signal with a steady state shorter than SAMPLEPER will always be suppressed by the filter. (This is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

Note: The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

29.1.5 Accumulators

The quadrature decoder contains two the accumulator registers ACC and ACCDBL that accumulates valid motion sample values and the number of detected invalid samples (double transitions), respectively.

The ACC register will accumulate all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register the application does not need to read every single sample from the SAMPLE register, but can instead fetch the ACC register whenever it fits the application. The ACC register will always hold the relative movement of the external mechanical device since the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event will be generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause the an ACC overflow or underflow will be discarded, but any samples not causing the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.



29.1.6 Output/input pins

The QDEC uses a 3 pin interface to the off-chip quadrature encoder.

These pins will be acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers to be used for the QDEC are selected using the PSELn registers.

29.2 Registers

X

Register	Offset	Description
TASKS		
START	0x000	Task starting the quadrature decoder. When started, the SAMPLE register will be continuously updated at the rate given in the SAMPLEPER register.
STOP	0x004	Task stopping the quadrature decoder.
READCLRACC	0x008	Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done automatically.
EVENTS		
SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register.
REPORTRDY	0X104	Event being generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register does not equal 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).
ACCOF	0X108	ACC or ACCDBL register overflow.
REGISTERS		
SHORTS	0x200	Shortcut register.
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
ENABLE	0x500	ADC enable.
LEDPOL	0x504	ADC configuration.
SAMPLEPER	0x508	ADC conversion result.
SAMPLE	0X50C	Motion sample value.
REPORTPER	0X510	Number of samples to be taken before a REPORTRDY event is generated.
ACC	0X514	Register accumulating the valid transitions.
ACCREAD	0X518	Snapshot of the ACC register updated by the READCLRACC task.
PSELLED	0X51C	GPIO pin number to be used as LED output.
PSELA	0X520	GPIO pin number to be used as Phase A input.
PSELB	0X524	GPIO pin number to be used as Phase B input.
DBFEN	0X528	Enable input debounce filters.
LEDPRE	0X540	Time period the LED is switched ON prior to sampling.
ACCDBL	0X544	Register accumulating the number of detected double transitions.
ACCDBLREAD	0X548	Snapshot of the ACCDBL.



29.2.1 Shorts

Bit num ID (Field			31 -	30 -	29 -	28 -	27 -	26 -	25 -	24 -	23 -										- 13												C
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0 0	0 0	0 0	
ID RW	Field	Value ID	Va	lue			De	scri	iptio	on																							
A RW	REPORTRDY_ READCLRACC	Disable Enable	0 1				Sh	ort	REF	POR	TRE	Y פי	ven	t to	REA	DCI	_RA	CC t	ask														
B RW	SAMPLERDY_ STOP	Disable Enable	0 1				Sh	ort	SAI	MPL	.ERC	DY e	ven	t to	STC)P ta	isk.																*

29.2.2 ENABLE

Bit number		31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	5 15	5 14	i 1 3	3 1	2 1	1 1	0 9	8	7	6	5	4	3	2	10
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		ŀ	-	4	-	-	-	-	-	-	-	-	- A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0 0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A RW VAL						W			•			ire c qua											•									
	DISABLE	0											\sim																			
	ENABLE	1																														

29.2.3 LEDPOL

Bit number 3	31 30 29 28 27 26 25 24	23 22 21 20 19 18	17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID) -				A
Reset value 0	0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID V	Value Description			
A RW	LED output p	olarity.		
ACTIVELOW	0 LED active on	output pin low.		
ACTIVEHIGH	1 LED active on	output pin high.		
2				



29.2.4 SAMPLEPER

Bit number	31 30 29 28	3 27 26 25 24 23 22	21 20 19 18 17 16 15 14	13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)				A A A
Reset value	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description		
A RW VAL		Sample period. The S	SAMPLE register will be update	ed for every new sample.
128_US	0	128 µs		
256_US	1	256 µs		
512_US	2	512 µs		
1024_US	3	1024 µs		
2048_US	4	2048 µs		
4096_US	5	4096 µs		
8192_US	6	8192 μs		
16384_US	7	16384 µs		

29.2.5 SAMPLE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	21	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A A	
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) 0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A R		(12)		La	ast n	noti	ion	sam	ple																					
						Tł	ne v	alue	e is a	a 2's	cor	nple	eme	nt v	alue	e, ar	nd tl	ne s	ign	give	es th	ne d	irec	tio	n o	f th	ne					

motion. The value '2' indicates a double transition.



29.2.6 REPORTPER

3it number	31	1 30	0	29	28	3 27	2	62	5 2	24	23	22	2 21	2	01	91	81	7	16	15	14	13	3 1 3	21	11	0 9	98	7	6	5	4	3	2	1	0
D (Field ID)	-	-		-	-	-	-	-		-	-	-	-	-	-	-	-		•	-	-	-	-	-	-			-	-	-	-	-	A	A	A
Reset value	0	0		0	0	0	0	0	(0	0	0	0	0	0	0	C) (D	0	0	0	0	0	0) (0 0	0	0	0	0	0	0	0	0
D RW Field Value ID	Va	alue	e			De	esc	ript	io	n																									
A RW VAL						tł T R W R	ne f he i PU: /he	REP rep S = re S is	OR ort SP	RTR : pe * R e re	DY erio RP epo	eve d ir rt p	ent o n μs	is g	imp i be give in [µ [µs/	ger n as	era :: :po	tec rt	I.						•		gist	ter	bet	fore	e				
10_SMPL	0	1									ort p epo		iod	in [sam	ple	s/re	epo	rt]	spe	ecifi	ed	in F	EPO	ORT	PE	R								
40_SMPL	1										epo										_														
	2	-									epo									ſ				•											
120_SMPL	3					1	20 :	sam	npl	es/	rep	ort	:																						
160_SMPL	4	ł				1	60 :	sam	npl	es/	rep	ort	:																						
200_SMPL	5	;				2	00 :	sam	pl	es/	rep	ort	. (C																					
240_SMPL	6	i				2	40	sam	npl	es/	rep	ort	:																						
280_SMPL	7	,				2	80	sam	pl	es/	rep	ort					•																		

29.2.7 ACC

Bit number	21	30	20	28	27	7 76		5 2	1 2	2 7	2 2	1 2	0 1	0 1	Q 1	7 1	16	15	1/	12	12	11	10	•	0	7	6	5	Λ	2	2	1	0
Sit number .	5.	50	25	20		20					~ ~	1 2		<i>.</i>	• •	<u> </u>		.,,			12		10	-	•	1	U	2	-	2	-	•	
ID (Field ID)	A	Α	A	Α	A	A	A	A	A	A	A /	A /	\ A	A	A		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	1
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID RW Field Value ID	Va	lue			De	escr	ipt	ion																									
AR	(-1	024	10	23)		egis																											
						ENC ccur								Doi	uble	e tra	ansi	tio	ns (SAN	IPLE	: = .	<u>2</u>) w	III r	iot	be	3						
					Т	he v	/alu	ıe is	a 32	2 bit	t 2′s	cor	nple	me	nt v	alue	e.																
																			a				a										
						[:] a sa amp									-												vec	i, tr	ne				
					Т	he A		: rec	iiste	r is (clea	red	bv t	riac	aerii	na t	the	RE	ADC	:LR/	ACC	tas	k .										
														5.	,	5																	



ACCREAD 29.2.8

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID (Field ID)	A A A A		
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID RW Field Value ID	Value	Description	
A R	(-10241023)	Snapshot of the ACC register.	
		The ACCREAD register is updated when the READCLRACC task is triggered,	P

29.2.9 PSELLED

Bit number	31 3	80 29	28	27 2	5 25	24	23	22 2 1	20	19	18	17 1	6 15	5 14	13	12	11	10	9	8	76	5 5	4	3	2	1 (,
ID (Field ID)	A A	A A	A	A A	A	A	A	A A	A	A	A	A /	A A	A	A	A	A	A	A	A	A A	A A	A	. A	A	A	1
Reset value	1 1	1	1	1 1	1	1	1	1 1	1	1	1	1 1	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	
ID RW Field	Value ID Value	e		Desc	ripti	on								4													
A RW	(03	1)		GPIC disal				r to be ut.	e use	d as	S LEC) out	put.	Writ	ing	the	valu	e 0>	٢F	FFI	FFF	Fw	ill				

29.2.10 PSELA

29.2.10	PSELA																																
Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	: 17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																								
A RW		(0	31))		_	PIO sab	•				be	use	d as	s Pha	ase	A in	put	. Wr	iting	g th	e va	lue	0x	FFI	FFF	FF	F٧	/ill				

29.2.11 **PSELB**

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	AAAA	A A A A A A A A A A A A A A A A A A A
Reset value	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID	Value	Description
A RW	(031)	GPIO pin number to be used as Phase B input. Writing the value 0xFFFFFFF will disable this input.

29.2.12 LEDPRE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	4 :	3 2	2 1	10
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A	A	A /	A /	A /	A A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	D	0 (0 (0 () (0 0
ID RW Field	Value ID	Va	lue			De	scri	iptio	on																							
A RW		(0	511)		Pe	erio	d in	µs t	he l	ED	is s	witc	hed	on	pri	or to	o sa	mpl	ing.												



29.2.13 DBFEN

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	76	55	4	3	2	1	0		
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	-		A		
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) () ()	0	0	0	0	0		
ID RW Field Value ID	Val	ue			De	escri	ptie	on																									
A RW					Eı	nabl	e in	put	dek	oou	nce	filte	ers.																				P
	0				D	isab	le																										
	1				Eı	nabl	e																										

29.2.14 ACCDBL

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	5 14	13	12	2 1'	1	0 9	8	7	6	5	4	3	2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6	-	-	-	A	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	escri	ipti	on																								
A R		(0.	15)			(S W ill Aı ar	egis AMI /hen ega n ov re de	PLE thi tra verfl etec	= 2 is re- insit). giste tions ever afte	er h s wi nt (/ er th	as ro Il sto ACC ne m	each op. OF) naxin	ned will mur	its r be n oi	max ger r mi	kimu nera inim	im v ted	if a val	e th ny d ue v	e a lou vas	ccui ble rea	mul or i	latio	on	ofo	dou	ubl					

29.2.15 ACCDBLREAD

Sit number 31 30 29 28 27 26 25 24 23 22 1 10 1 1 10 9 8 7 6 5 4 3 2 2 1 10 1 10 9 8 7 6 5 4 3 2 D (Field ID) -										-		1																									
Reset value 0 <th< th=""><th>Bit num</th><th>nber</th><th></th><th></th><th>31</th><th>30</th><th>29</th><th>28</th><th>B 23</th><th>72</th><th>62</th><th>52</th><th>4 2</th><th>32</th><th>22 2</th><th>21</th><th>20</th><th>19</th><th>18</th><th>3 17</th><th>7 10</th><th>51</th><th>5</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2 1</th><th>1</th></th<>	Bit num	nber			31	30	29	28	B 23	72	62	52	4 2	32	22 2	21	20	19	18	3 17	7 10	51	5	14	13	12	11	10	9	8	7	6	5	4	3	2 1	1
D RW Field Value ID Value Description A R (015) Snapshot of the ACCDBL register.	ID (Fiel	d ID)			-	-	-	-		-	P)-	-		-	-	-	-	-	-	-	-	•	-	-	-	-	-	-	-	-	-	-	-	A	A A	A
A R (015) Snapshot of the ACCDBL register.	Reset v	alue			0	0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0
	ID RW	Field	Value	e ID	Val	ue			D	esc	ript	ion																									
This field is updated when the READCLRACC task is triggered.	AR				(0.	.15)			S	Snap	osho	ot o	fthe	e AC	CD	BL	reg	iste	er.																		
									Т	Гhis	fiel	d is	upd	ate	d w	/hei	n th	ne R	EA	DCL	RAC	C t	asl	c is	trig	gei	red.										
			\square																																		
			V																																		
3																																					
		r																																			



30 Analog to Digital Converter (ADC)




Figure 70 Analog to Digital converter

30.1 Functional description

30.1.1 Configuration

All parameters such as input selection, reference selection, resolution, pre-scaling etc. are configured using the CONFIG register.

Note: It is not allowed to configure the ADC during an on-going ADC conversion (ADC busy).

30.1.2 Usage

An ADC conversion is started by using the START task, either by writing the task register directly from the CPU or by triggering the task through the PPI.

During sampling the ADC will enter a busy state. The ADC busy/ready state can be monitored via the BUSY register.


When the ADC conversion is completed, an END event will be generated and the result of the conversion can be read from the RESULT register.

When the ADC conversion is completed, the ADC analog electronics power down to save power.

30.1.3 One-shot / continuous operation

The ADC itself only supports one-shot operation, this means every single conversion has to be explicitly started using the START task.

However, continuous ADC operation can be achieved by continuously triggering the START task from, for example, a timer through the PPI.





30.1.4 Pin configuration

The user can use the PSEL register to select one of the analog input pins, AIN0 through AIN7, as input for the ADC. See the device product specification for more information about which analog pins are available on a particular device. The selected analog pin will be acquired by the ADC when it is enabled through the ENABLE register, see *chapter 13 on page 54* for more information on how analog pins are selected.

30.1.5 Shared resources

The ADC shares registers and other resources with peripherals that have the same ID as the ADC. The user must therefore disable all peripherals that have the same ID as the ADC before the ADC can be configured and used. The ADC is using the same analog pins as the LPCOMP. The LPCOMP must therefore be disabled before the ADC can be enabled. It is important to configure all relevant ADC registers explicitly to secure that it operates correctly.

The Instantiation table in section 4.2 on page 12 shows which peripherals have the same ID as the ADC.

Register	Offset	Description
TASKS		
START	0x000	Start a new ADC conversion.
STOP	0x004	Stop ADC.
EVENTS		
END	0x100	An ADC conversion is completed.
REGISTERS		
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
BUSY	0x400	ADC busy (conversion in progress).
ENABLE	0x500	Enable ADC. When enabled, the ADC will acquire access to the analog input pins specified in the CONFIG register.
CONFIG	0x504	ADC configuration.
RESULT	0x508	Result of the previous ADC conversion.
		Table 44 Register overview
30.2.1	BUSY	
Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

30.2 Registers

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	21	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 (
ID RW Field Value ID	Val	ue			Des	scrij	otic	on																							
AR																															
	0				AD	OC is	rea	ady.	No	ong	oing	g coi	nve	rsior	n.																
	1				AD)C is	bu	sy. C	Conv	/ersi	ion i	in pi	rogr	ess.																	



30.2.2 ENABLE

Bit number	31 30 29 2	8 27 26 25 24 2	3 22 21 20 1	19 18 17 16 15 14 1	3 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)					A A
Reset value	0 0 0 0	00000	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description			(
A RW VAL					
	0	ADC disabled.			
	1	ADC enabled.			



30.2.3 CONFIG

Bitı	numbe	ir		31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (I	Field IC)			E E D D D D D D D D - CCBBBAA
Res	et valu	e		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	RW	Field	Value ID	Value	Description
А	RW	RES			ADC resolution.
			8_BIT	0	8 bit
			9_BIT	1	9 bit
			10_BIT	2	10 bit
В	RW	INPSEL			ADC input selection.
			AIN_NO_ PS	0	Analog input pin specified by CONFIG.PSEL with no prescaling.
			AIN_ 2_3_PS	1	Analog input pin specified by CONFIG. PSEL with 2/3 prescaling.
			AIN_ 1_3_PS	2	Analog input pin specified by CONFIG. PSEL with 1/3 prescaling.
			VDD 2_3_PS	5	VDD with 2/3 prescaling.
			VDD 1_3_PS	6	VDD with 1/3 prescaling.
С	RW	REFSEL			ADC reference selection
			VBG	0	Use internal 1.2 V band gap reference.
			EXT	1	Use external reference specified by CONCFIG EXTREFSEL.
			VDD_1_2 _PS	2	Use VDD with 1/2 prescaling. (Only applicable when VDD is in the range 1.7V – 2.6V).
			VDD_1_3 _PS	3	Use VDD with 1/3 prescaling. (Only applicable when VDD is in the range 2.5V – 3.6V).
D	RW	PSEL			Select pin to be used as ADC input pin.
			DISABLE	0	Analog input pins disabled.
			AINO		Use AINO as analog input.
			AIN1	2	Use AIN1 as analog input.
			AIN2 AIN3	4	Use AIN2 as analog input.
			AIN3	16	Use AIN3 as analog input. Use AIN4 as analog input.
			AIN4	32	Use AIN5 as analog input.
			AIN6	64	Use AIN6 as analog input.
	4	J K	AIN7	128	Use AIN7 as analog input.
Е	RW	EXTREFSEL			External reference pin selection.
			NONE	0	Analog reference inputs disabled.
			AREF0	1	Use AREF0 as analog reference.
			AREF1	2	Use AREF1 as analog reference.



30.2.4 RESULT

3

Bit numbe	r	31	30	29	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	10
ID (Field ID))	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	A	A	A	A	A	A	A A
Reset valu	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID RW F	ield Value ID	Va	lue			D	escr	iptio	on																							
A R		[0	10)23]		A tl si	DC he sa igna	conv amp I, the	versi led a e res	on. anal sult	The og i valu	res npu e w	DC c ult v ut sig ill be just	alue gnal e set	e is r is e to t	relat qua the i	ive I to max	to th or g timu	ne so preat im (l	elec ter t limit	ted han ted	AD(the by tl	C re AD he s	fere Cr	enc efe ecte	erer erer	npi nce AD(ut. e C b	lf			



31 Low Power Comparator (LPCOMP)




Figure 71 Low power comparator

31.1 Functional description

The low power comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected through the PSEL register against a reference voltage (VIN-) selected through the REFSEL and EXTREFSEL registers.

The PSEL, REFSEL, and EXTREFSEL registers must be configured before the LPCOMP is enabled through the ENABLE register.

The LPCOMP is started by triggering the START task. After a start-up time of t_{LPCOMPSTARTUP} the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. After the READY event is generated, the LPCOMP will generate events every time VIN+ crosses VIN-, that is, every time VIN+ rises above VIN- (upward crossing) and every time VIN+ falls below VIN- (downward crossing), see *Figure 71*. The LPCOMP is stopped by triggering the STOP task.

An upward crossing will generate an UP event and a downward crossing will generate a DOWN event. The CROSS event will be generated every time there is a crossing, independent of direction.

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register, see *chapter 11 on page 36* for more information about power modes. All LPCOMP registers including the ENABLE register are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN, and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register *section 31.4.7 on page 177* for more information on how to configure the ANADETECT signal.



The immediate value of the LPCOMP can be sampled to the RESULT register by triggering the SAMPLE task.

See the *section 11.2.1 on page 46* on the RESETREAS register in the POWER module for more information on how to detect a wakeup from LPCOMP.

31.2 Pin configuration

You can use the PSEL register to select one of the analog input pins, AIN0 through AIN7, as analog input pin for the LPCOMP, see *Figure 71 on page 173*. Similarly, you can use the EXTREFSEL register to select one of the analog reference input pins, AREF0 and AREF1, as input for AREF in case AREF is selected in REFSEL. The selected analog pins will be acquired by the LPCOMP when it is enabled through the ENABLE register. See the product specification for more information about which analog pins are available on a particular device.

31.3 Shared resources

The LPCOMP shares registers and other resources with peripherals that have the same ID as the LPCOMP. You must disable all peripherals that have the same ID as the LPCOMP before the LPCOMP can be configured and used. Disabling a peripheral that has the same ID as the LPCOMP will not reset any of the registers that are shared with the LPCOMP. Therefore, it is important to configure all relevant LPCOMP registers explicitly to secure that it operates correctly.

See the Instantiation table in section 4.2 on page 12 for details on peripherals and their IDs.

Note: The LPCOMP is using the same analog pins as the ADC. The ADC must be disabled before the LPCOMP can be enabled.



31.4 Registers

Register	Offset	Description
TASKS		
START	0x000	Start comparator.
STOP	0x004	Stop comparator.
SAMPLE	0x008	Sample comparator value.
EVENTS		
READY	0x100	LPCOMP is ready and output is valid.
DOWN	0x104	Downward crossing.
UP	0x108	Upward crossing.
CROSS	0x10C	Downward or upward crossing.
REGISTERS		
SHORTS	0x200	Shortcuts for LPCOMP.
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
RESULT	0x400	Compare result.
ENABLE	0x500	Enable LPCOMP.
PSEL	0x504	Input pin select.
REFSEL	0x508	Reference select.
EXTREFSEL	0x50C	External reference select.
ANADETECT	0x520	Analog detect configuration.

Table 45 Register overview

31.4.1 SHORTS

	Bit num	ber		31 3	0 29	28	27	26 2	52	4 23	22	21	20	19	18	17	16	15	14	13 1	12 '	11 1	0	98	7	6	5	43	2	1	0
	ID (Field	ID)			-		-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	ED	c	В	A
	Reset va	alue		0 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0 0	0	0	0
	ID RW	Field Val	ue ID	Valu	•		De	scrip	tion	I																					
	A RW	READY_SAMP	LE	0 1			Di	iable sable iable	sho	rtcut		orto	ut b	oetv	veer	n RE	۵D	í ev	ent	and	SAI	MPL	E t	ask.							
	B RW	READY_STOP		0 1			Di	iable sable iable	sho	rtcut		orto	ut b	oetv	veer	n RE	۸D	í ev	ent	and	STO	OP t	ask	•							
. (C RW	DOWN_STOP		0 1			Di	iable sable iable	sho	rtcut		orto	ut b	oetv	veei	n DC	IWC	l ev	ent	and	STO	OP t	ask								
\sim	D RW	UP_STOP		0 1			Di	iable sable iable	sho	rtcut		orto	ut b	oetv	veer	n UF	ev,	ent	and	STC)P ta	ask.									
K	E RW	CROSS_STOP		0 1			Di	iable sable iable	sho	rtcut		orto	ut b	oetv	veer	n CR	OSS	5 ev	ent	and	STC	OP ta	ask	•							



ENABLE 31.4.2

Bit number	31 30 29 2	8 27 26 25 24 2	23 22 21 20 19	18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)				A A A A
Reset value	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description		
A RW		Enable or disa	able LPCOMP.	

31.4.3 RESULT

Bit number		31	30) 29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	2 1	11	09	8	7	6	5	4	3	2 ·	10
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				-		-	-	-		- A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ID RW Field	l Value ID	Va	lue	•		De	escr	ipti	ion																							
A R	RELOW/	~							last		•				•					2 C		V/IN	. \									
	BELOW ABOVE	0 1							ltag ltag																							
31.4.4	PSEL																															

31.4.4 PSEL



31.4.5 REFSEL

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		A A A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW		Reference select.
AVDD_1_8	0	AVDD * 1/8 selected as reference.
AVDD_2_8	1	AVDD * 2/8 selected as reference.
AVDD_3_8	2	AVDD * 3/8 selected as reference.
AVDD_4_8	3	AVDD * 4/8 selected as reference.
AVDD_5_8	4	AVDD * 5/8 selected as reference.
AVDD_6_8	5	AVDD * 6/8 selected as reference.
AVDD_7_8	6	AVDD * 7/8 selected as reference.
AREF	7	External analog reference selected.

31.4.6 EXTREFSEL

Bit number 31 30 29 28 27 26 25 24 23 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 10 9 8 7 6 5 4 3 2 1 10 9 8 7 6 5 4 3 2 1 10 9 8 7 6 5 4 3 2 1 10 9 8 7 6 5 4 3 2 1 10 9 8 7 6 7																							4										
ID (Field ID) ID	31.4.6	EXTREFSE	L														1			2													
Reset value 0 <th< th=""><th>Bit number</th><th></th><th>31</th><th>30</th><th>29</th><th>28</th><th>27</th><th>26</th><th>25</th><th>24</th><th>23</th><th>22</th><th>21</th><th>20</th><th>19</th><th>18</th><th>17</th><th>16</th><th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1 0</th></th<>	Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID RW Field Value ID Value Description A RW External analog reference select. External analog reference. AREF0 0 Use AREF0 as external analog reference.	ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	6	-	-	-			-	-	-	-	-	-	-	-	-	-	-	-	-	- A
A RW External analog reference select. AREFO 0 Use AREFO as external analog reference.	Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (o c
AREF0 0 Use AREF0 as external analog reference.	ID RW Field	Value ID	Va	lue			De	escr	ipti	on																							
AREF0 0 Use AREF0 as external analog reference.	A RW						E:	xter	nal	ana	log	refe	ren	ce s	elec	:t.																	
		AREF0	0														renc	e.															
AREF1 1 Use AREF1 as external analog reference.		AREF1	1				U	se A	REF	=1 a	s ex	tern	al a	nal	og r	efe	renc	e.															

31.4.7 ANADETECT

ID (Field ID) Reset value	- 0		-		 0 (-	- 0	- 0	-	 . 0	- 0	- 0	- 0	- 0	- 0	- 0	-	- D (0 0	- 0	- 0	- 0	- c
ID RW Field	Value ID V	alue		Desci	riptio	۱																	
	DOWN 2	2		Gene	erate A	NAC	DETE	CT OI	n dov	wnwa	ard c	ros	sing	only	у.								



Appendix A: SoftDevice architecture

Figure 72 is a block diagram of the nRF51 series software architecture including the standard ARM[®] CMSIS interface for nRF51 hardware, profile and application code, application specific peripheral drivers, and a firmware module identified as a SoftDevice.

A SoftDevice is precompiled and linked binary software implementing a wireless protocol. While it is software, application developers have minimal compile-time dependence on its features. The unique hardware and software supported framework, in which it executes, provides run-time isolation and determinism in its behavior. These characteristics make the interface comparable to a hardware peripheral abstraction with a functional, programmatic interface.

The SoftDevice Application Program Interface (API) is available to applications as a high-level programming language interface, for example, a C header file.




Figure 72 Software architecture block diagram

A SoftDevice consists of three main components:

1. SoC Library - API for shared hardware resource management (application coexistence).

- 2. SoftDevice manager SoftDevice management API (enabling/disabling the SoftDevice, etc.).
- 3. Protocol stack Implementation of protocol stack and API.

When the SoftDevice is disabled, only the SoftDevice Manager API is available for the application. For more information about enabling/disabling the SoftDevice, see the Softdevice enable and disable section *on page 186*.



SoC library

The SoC library provides functions for accessing shared hardware resources. The features of this library will vary between implementations of SoftDevices so detailed descriptions of the SoC library API are made available with the Software Development Kits (SDK) specific to each SoftDevice. The following is a summary of common components in the library.

Component	Description
NVIC	Wrapper functions for the CMSIS NVIC functions provided by ARM [®] . Note: To ensure reliable usage of the SoftDevice you must use the wrapper functions when the SoftDevice is enabled.
MUTEX	Disabling interrupts shall not be done while the SoftDevice is enabled. Mutex functions have been implemented to provide safe regions.
RAND	Random number generator - hardware sharing between SoftDevice and application.
POWER	Power management - Functions for power management.
CLOCK	Clock management – Functions for managing clock sources.
PPI	Safe PPI access to dedicated Application PPI channels.
PWR_MNG	Power management support (not a full implementation) for the application.

SoftDevice Manager

The SoftDevice Manager (SDM) API implements functions for controlling the state of the SoftDevice enabled/disabled. When enabled, the SDM configures low frequency clock (LFCLK) source, interrupt management and the embedded protocol stack.

Detailed documentation of the SDM API is made available with the Software Development Kits (SDK) specific to each SoftDevice.

Protocol stack

The major component in each SoftDevice is a wireless protocol stack providing abstract control of the RF transceiver features for wireless applications. For example, fully qualified *Bluetooth* low energy and ANT[™] protocols layers may be implemented in a SoftDevice to provide application developers with an out-of-thebox solution for applications using standard 2.4 GHz protocols.

Application Program Interface (API)

In addition, to a Protocol API enabling wireless applications, there is a nRF API that supports both the SoftDevice manager and the SoC library. The nRF API is consistent across SoftDevices in the nRF51 range of ANT[™] and *Bluetooth* products for code compatibility.

The SoftDevice API is implemented using thread-safe Supervisor Calls (SVC). All application interaction with the stack and libraries is asynchronous and event driven. From the application this looks like regular functions, but no compiling or linking is required. All SVC interface functions will be provided through header files for the SDM, SoC Library, and protocol(s).

SVC calls are conceptually software triggered interrupts with a procedure call standard for parameter passing and return values. Each API call generates an interrupt allowing single-thread API context and SoftDevice function locations to be independent from the application perspective at compile-time. SoftDevice API functions can only be called from lower interrupt priority when compared to the SVC priority. See the Exception (interrupt) management with a SoftDevice section *on page 182*.




Memory isolation and run-time protection

SoftDevice program and data memory are sandboxed³ to prevent SoftDevice program corruption by the application ensuring robust and predictable performance.

Program memory and RAM are divided into two regions using registers. Region 0 is occupied by the SoftDevice while Region 1 is available to the application.

Code regions are defined when programming a SoftDevice by setting a register defining program code length. RAM regions are defined at run-time when the SoftDevice is enabled. See *Figure 73* for an overview of regions.



The SoftDevice uses a fixed amount of flash (program) memory and a variable amount of RAM depending on its state. The flash and RAM usage is specified by size (kilobytes or bytes) and the CODE_R1_BASE and RAM_R1_BASE addresses which are the usable base addresses of Application code and RAM respectively. Application code must have base address CODE_R1_BASE while the Application RAM must be allocated between RAM_R1_BASE and the top of RAM, excluding the allocation for the call stack and heap.

Example Application program code address range:

CODE_R1_BASE = **Program** \leq SizeOfProgMem

^{3.} A sandbox is a set of access rules for memory imposed on the user.



Example Application RAM address range assuming call stack and heap location as shown in:

$RAM_R1_BASE \le RAM \le (0x2000\ 0000 + SizeOfRAM) - (Call Stack + Heap)$

Sandboxing protects region 0 memory. Region 0 program memory cannot be read, written, or erased⁴ at runtime. Region 0 RAM cannot be written to by an application at runtime. Violation of these rules, for example an attempt to write to the protected Region 0 memory, will result in a system Hard Fault as defined in the ARM[®] architecture. There are debugger restrictions applied to these regions which are outlined in *chapter 8 on page 23* that do not affect execution.

When the SoftDevice is disabled the whole of RAM is available to the application. In the context of an enabled SoftDevice however, lower address space of RAM will be "consumed" by the SoftDevice and be marked as write protected.

It is important to note that when the SoftDevice is disabled, the RAM previously used by the application will not be restored. In practice, the application will in many cases want to specify its RAM region from the protected memory length until the end of RAM. This is to make application development easy without having to think about what data to put where.

Note:

- The call stack is conventionally located by the initial value of Main Stack Pointer (MSP) at the top address of RAM.
- By default RAM1 block is OFF in System ON-mode. If the MSP initial value defined in the application vector table is in the RAM1 block, the RAM block will be enabled before the application reset vector is executed.
- Do not change the value of MSP dynamically (i.e. never set the MSP register directly).
- RAM located in the SoftDevice's region will be scrambled once the SoftDevice is enabled.
- The RAM scrambled by the SoftDevice will not be recovered on SoftDevice disable.

Call stack


The call stack is defined by the application. The main stack pointer (MSP) gets initialized on reset to the address specified by the application vector table entry 0. The application may, in its reset vector, configure the CPU to use the process stack pointer (PSP) in thread mode. This configuration is optional but may be used by an operating system (OS), for example, to isolate application threads and OS context memory. The application programmer must be aware that the SoftDevice will use the MSP as it is always executed in exception mode.

In configurations without an OS, the main stack grows down and is shared with the nRF51 SoftDevice. The Cortex-M0 has no hardware for detecting stack overflow, and the application is responsible for leaving enough space both for the application itself and the nRF51 SoftDevice stack requirements.

It is customary, but not required, to let the stack run downwards from the upper limit of RAM Region 1.

^{4.} An exception is via the Erase All feature which removes all program code from a device.





With each release of a nRF51 SoftDevice its maximum (worst case) call stack requirement is specified, see the SoftDevice specification for more information. The SoftDevice uses the call stack when LowerStack or UpperStack events occur. These events are asynchronous to the application so the application programmer must reserve call stack for the application in addition to the call stack requirement for the SoftDevice.

Heap

At this time there is no heap required by nRF51 SoftDevices. The application is free to allocate and use a heap without disrupting the function of a SoftDevice.

Peripheral run-time protection

To prevent the application from accidentally disrupting the protocol stack in any way, the application sandbox also protects SoftDevice peripherals. As with program and data memory protection, an attempt to perform a write to a protected peripheral will result in a Hard Fault. Protected peripheral registers are readable by the application, but a write will cause a Hard Fault. Note that peripherals are only protected while the SoftDevice is enabled, otherwise they are available to the application. See the SoftDevice specification for an overview of the peripherals that are restricted by the SoftDevice.

Exception (interrupt) management with a SoftDevice

To implement Service Call (SVC) APIs and ensure that embedded protocol real-time requirements are met independent of application processing, the SoftDevice implements an exception model for execution as shown in *Figure 75 on page 183*. Care must be taken when selecting the correct interrupt priority for application events according to the guidelines that follow. The NVIC API to the SoC Library supports safe configuration of interrupt priority from the application.

The Cortex-M0 processor has four configurable interrupt priorities ranging from 0 to 3 (with 0 being highest priority). On reset, all interrupts are configured with the highest priority (0).



The highest priority (LowerStack) is reserved by the SoftDevice to service real-time protocol timing requirements and thus must remain unused by the application programmer. The SoftDevice also reserves priority 2 (UpperStack (SVC) priority). This priority is used by higher level, deferrable, SoftDevice tasks and the API functions executed as SVC interrupts (see Interface section *on page 179*).

The application provides two configurable priorities, App(H) and App(L), in addition to the background level - main.






Figure 75 Exception model

As seen from the figure, App(H) is located between the two priorities reserved by the SoftDevice. This enables a low-latency application interrupt in order to support fast sensor interfaces. The App(H) will only experience latency from interrupts in the LowerStack priority, while App(L) can experience latency from LowerStack, App(H) and UpperStack context interrupts.







Interrupt forwarding to the application

At the lowest level, the SoftDevice Manager receives all interrupts regardless of enabled state. When the SoftDevice is enabled, some interrupt numbers are reserved for use by the protocol stack implemented in the SoftDevice and any handler defined by the application will not receive these interrupts. The reserved interrupts directly correspond to the hardware resource usage of the SoftDevice which can be found in the corresponding SoftDevice Specification. For example, if a SoftDevice (or embedded protocol stack) requires the exclusive use of a peripheral "TIMERO", that peripheral's interrupt handler can be implemented in the application, but will not be executed while the SoftDevice is enabled.

All interrupts corresponding to hardware peripherals not used by the SoftDevice are forwarded directly to the application defined interrupt handler. For the SoftDevice Manager to locate the application interrupt vectors, the application must define its interrupt vector table at the bottom of code Region 1 (see *Figure 77 on page 185*). In a majority of toolchains, the base address of the application code is positioned after the top address of the SoftDevice. Then, the code can be developed as a standard ARM[®] Cortex[™]-M0 application project with the compiler tool creating the interrupt vector table as normal.



Program Memory




Figure 77 System and application interrupt vector tables

SVC interrupt is handled by SoftDevice manager and the SVC number inspected. If equal or greater than 0x10, the interrupt is processed by the SoftDevice. Values below 0x10 cause the SVC to be forwarded to the application. This allows the application to make use of a range of SVC numbers for its own purpose, for example, for an RTOS.

Note: While the Cortex[™]-M0 allows each interrupt to be assigned to an IRQ level 0 to 3, the priorities of the interrupts reserved by the SoftDevice cannot be changed. This includes the SVC interrupt. Handlers running at Application High level have neither access to SoftDevice functions nor to application specific SVCs or RTOS functions running at Application Low level.

If the SoftDevice is not enabled, all interrupts are immediately forwarded to the application specified handler. The exception to this is that SVC interrupts with an SVC number above or equal to 0x10 are not forwarded.

Events - SoftDevice to application

Software triggered interrupts in reserved IRQ slots are used to signal events from SoftDevice to application. For details on this technique and how to implement handling of these events, refer to the Software Development Kit (SDK) for your device.




SoftDevice enable and disable

Before enabling the SoftDevice, you cannot use any capabilities of the SoftDevice. This extends to the use of the SoC library and protocol stack functions. All of the chip's resources are freely available to the application, with some exceptions:

- SVC numbers 0x10 to 0xFF are reserved.
- SoftDevice program memory is reserved.

Once the SoftDevice has been enabled, more restrictions apply:

- Some RAM will be reserved.
- Some peripherals will be reserved.
- · Some of the peripherals that are reserved will have a SoC library interface.
- Interrupts will not arrive in the application for reserved peripherals.
- The reserved peripherals are reset upon SoftDevice disable.
- nrf_nvic_ functions must be used instead of CMSIS NVIC_ functions for safe use of the SoftDevice.
- Maximum interrupt latency will be determined by the SoftDevice



Power management

While the SoftDevice is disabled, the application must implement power management at the highest level. After a SoftDevice is enabled, the POWER peripheral will be protected. This means that all interactions with the POWER peripheral must happen through the SoC Library Power API. This API provides an interface for turning on/off peripherals and checking the power status of peripherals that are not protected by the SoftDevice. The application will also have the ability to set the other registers in the peripheral and put the chip in System OFF.



Error handling

X

All SoftDevice API functions return an error code on success and failure.

Hard Faults are triggered if an application attempts to access memory contrary to the sandbox rules or peripheral configurations at runtime.

An assertion mechanism through a registered callback can indicate fatal failures in the SoftDevice to the application.