

Qualcomm Technologies, Inc.



# PM8916/PM8916-1 **Device Specification**

August 2015

© 2015 Qualcomm Technologies, Inc. All rights reserved.

Qualcomm Snapdragon is a product of Qualcomm Technologies, Inc. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its other subsidiaries.

DragonBoard, Qualcomm and Snapdragon are trademarks of Qualcomm Incorporated, registered in the United States and other countries. All Qualcomm Incorporated trademarks are used with permission. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Use of this document is subject to the license set forth in Exhibit 1.

Qualcomm Technologies, Inc. 5775 Morehouse Drive San Diego, CA 92121 U.S.A.

LM80-P0436-35 Rev. A

## **Revision history**



# **Contents**





## **Figures**



## **Tables**





# <span id="page-6-0"></span>**1** Introduction

## <span id="page-6-1"></span>**1.1 Documentation overview**

This device specification defines the following power management IC devices: PM8916 and PM8916-1. Throughout this document, the devices are referred to as PM8916 when material being presented applies to both, unless mentioned otherwise for PM8916-1.

Technical information for PM8916 is primarily covered by the documents listed in [Table 1-1,](#page-6-2) and all should be studied for a thorough understanding of the IC and its applications. Released PM8916 documents are available for download at [https://developer.qualcomm.com/hardware/dragonboard-410c/tools.](https://developer.qualcomm.com/hardware/dragonboard-410c/tools)

<span id="page-6-2"></span>



This PM8916 device specification is organized as follows:

Chapter [1](#page-6-0) – Provides an overview of PM8916 documentation, shows a high-level PM8916 functional block diagram, lists the device features, and lists terms and acronyms used throughout the document.

- Chapter  $2$  Defines the IC pin assignments.
- Chapter  $3$  Defines the IC electrical performance specifications, including absolute maximum ratings and recommended operating conditions.
- Chapter 4 Provides IC mechanical information, including dimensions, markings, ordering information, moisture sensitivity, and thermal characteristics.
- Chapter 5 Discusses shipping, storage, and handling of PM8916 devices.
- Chapter 6 Presents procedures and specifications for mounting the PM8916 onto printed circuit boards (PCBs).
- Chapter 7 Presents PM8916 reliability data, including definitions of the qualification samples and a summary of qualification test results.

## <span id="page-7-0"></span>**1.2 PM8916 introduction**

The PM8916 device [\(Figure 1-1\)](#page-8-2) integrates all wireless handset power management, general housekeeping, and user interface support functions into a single mixed-signal IC. Its versatile design is suitable for multimode, multiband phones, and other wireless products such as data cards and PDAs.

The PM8916 mixed-signal HV-CMOS device is available in the 176-pin nanoscale package (NSP) that includes several ground pins for improved electrical ground, mechanical stability, and thermal continuity.

PM8916 supports APQ8016 platforms and PM8916-1 supports APQ8009 platforms. The only difference between PM8916 and PM8916-1 is the default power-on voltage settings.

Since the PM8916 device includes many diverse functions, its operation can be understood better by studying the major functional blocks individually. Therefore, the PM8916 document set is organized by the device functionality as follows:

- **Input power management**
- Output power management
- General housekeeping
- **User interfaces**
- **IC** interfaces
- Configurable pins either multipurpose pins (MPPs) or general-purpose input/output (GPIOs) – that can be configured to function within some of the other categories.
- $\blacksquare$  Most of the information contained in this document is organized accordingly including the circuit groupings within the block diagram [\(Figure 1-1\)](#page-8-2), pin descriptions (Chapter 2), and detailed electrical specifications (Chapter 3). Refer to the *PM8916 Power Management IC Training Slides* (80-NK808-21) for more detailed diagrams and descriptions of the PM8916 device functions and interfaces.



<span id="page-8-2"></span>**Figure 1-1 High-level PM8916 functional block diagram**

## <span id="page-8-0"></span>**1.3 PM8916 features**

**NOTE:** Some of the hardware features integrated within the PM8916 must be enabled through the host IC software. Refer to the latest version of the applicable software release notes to identify the enabled PMIC features.

### <span id="page-8-1"></span>**1.3.1 Highlighted features integrated into the PM8916**

- Dual SIM dual active (DSDA) support
- **Bidirectional battery UICC alarm (BUA) for graceful UICC shutdown upon battery or UICC** removal.
- **Linear battery charger** 
	- $\Box$  USB source with built-in 16 V over-voltage protection (OVP)
	- Integrated OVP FET
- Four GPIOs of which two can output high-speed clocks
- Pulse width modulator (PWM) for dimming control of external WLED IC driver
- Home row LED driver
- Plug-and-play support
- **Programmable reset control**
- Audio codec (ADCs and DACs), stereo head phone, ear and speaker amplifiers. The digital decimator and interpolator chains exist in the corresponding APQ8016/APQ8009.

### <span id="page-9-1"></span><span id="page-9-0"></span>**1.3.2 Summary of PM8916 device features**

[Table 1-2](#page-9-1) lists the features of the PM8916 device.







## <span id="page-11-1"></span><span id="page-11-0"></span>**1.4 Terms and acronyms**

[Table 1-3](#page-11-1) defines terms and acronyms used throughout this document.







## <span id="page-12-0"></span>**1.5 Special marks**

[Table 1-4](#page-12-1) lists some special symbols used in this document.



### <span id="page-12-1"></span>**Table 1-4 Special symbols**



<span id="page-13-0"></span>The PM8916 is available in the 176 NSP – see Chapter 4 for package details. [Figure 2-1](#page-13-1) shows a high-level view of the pin assignments for the PM8916.

<span id="page-13-1"></span>**Figure 2-1 PM8916 pin assignments (top view)**

## <span id="page-14-1"></span><span id="page-14-0"></span>**2.1 I/O parameter definitions**

### **Table 2-1 I/O description (pad type) parameters**



## <span id="page-15-0"></span>**2.2 Pin descriptions**

The following tables list the descriptions of all the respective pins, organized by their functional group:

- $\blacksquare$  [Table 2-2](#page-15-1) Input power management
- $\blacksquare$  [Table 2-3](#page-16-0) Output power management
- $\blacksquare$  [Table 2-4](#page-17-0) General housekeeping
- $\blacksquare$  [Table 2-5](#page-18-0) User interfaces
- $\blacksquare$  [Table 2-6](#page-18-1) Audio
- $\blacksquare$  [Table 2-7](#page-19-0) IC-level interfaces
- $\blacksquare$  [Table 2-8](#page-20-0) Configurable input/output GPIO and MPPs
- $\blacksquare$  [Table 2-9](#page-21-0) Power supply pins
- $\blacksquare$  [Table 2-10](#page-21-1) Ground pins

#### <span id="page-15-1"></span>**Table 2-2 Pin descriptions – Input power management functions**



<span id="page-15-2"></span> <sup>1</sup>See [Table 2-1](#page-14-1) for parameter and acronym definition.



### <span id="page-16-0"></span>**Table 2-3 Pin descriptions – output power management functions**

<span id="page-16-1"></span><sup>1</sup>See [Table 2-1](#page-14-1) for parameter and acronym definition.

#### <span id="page-17-0"></span>**Table 2-4 Pin descriptions – general housekeeping functions**



 $\overline{a}$ 

<sup>&</sup>lt;sup>1</sup>See [Table 2-1](#page-14-1) for parameter and acronym definition

<span id="page-17-2"></span><span id="page-17-1"></span><sup>&</sup>lt;sup>2</sup>GPIOs are used for other general housekeeping functions not listed here; those details will be included in future revisions of this document. To assign a GPIO a particular function, identify the application's requirements and map each GPIO to its function – carefully avoiding assignment conflicts[. Table 2-8](#page-20-0) lists all the GPIOs.

<span id="page-17-3"></span><sup>&</sup>lt;sup>3</sup>MPPs are used for other general housekeeping functions not listed here; those details will be included in future revisions of this document. To assign an MPP a particular function, identify the application's requirements and map each MPP to its function – carefully avoiding assignment conflicts. [Table 2-8](#page-20-0) lists all the MPPs.

### <span id="page-18-0"></span>**Table 2-5 Pin descriptions – User interface functions**



#### <span id="page-18-1"></span>**Table 2-6 Pin descriptions – Audio**



<span id="page-18-2"></span>1See [Table 2-1](#page-14-1) for parameter and acronym definition.

<span id="page-18-5"></span>4See [Table 2-1](#page-14-1) for parameter and acronym definitions.

<span id="page-18-3"></span><sup>2</sup>GPIOs are used for other general housekeeping functions not listed here; those details will be included in future revisions of this document. To assign a GPIO a particular function, identify the application's requirements and map each GPIO to its function – carefully avoiding assignment conflicts[. Table 2-8](#page-20-0) lists all the GPIOs.

<span id="page-18-4"></span><sup>3</sup>MPPs are used for other general housekeeping functions not listed here; those details will be included in future revisions of this document. To assign an MPP a particular function, identify the application's requirements and map each MPP to its function – carefully avoiding assignment conflicts[. Table 2-8](#page-20-0) lists all the MPPs.



#### <span id="page-19-0"></span>**Table 2-7 Pin descriptions – IC-level interface functions**



<sup>&</sup>lt;sup>1</sup>See [Table 2-1](#page-14-1) for parameter and acronym definitions.

<span id="page-19-2"></span><span id="page-19-1"></span><sup>&</sup>lt;sup>2</sup>GPIOs are used for other general housekeeping functions not listed here; those details will be included in future revisions of this document. To assign a GPIO a particular function, identify the application's requirements and map each GPIO to its function – carefully avoiding assignment conflicts[. Table 2-8](#page-20-0) lists all the GPIO1s.

<span id="page-19-3"></span><sup>3</sup>MPPs are used for other general housekeeping functions not listed here; those details will be included in future revisions of this document. To assign an MPP a particular function, identify the application's requirements and map each MPP to its function – carefully avoiding assignment conflicts[. Table 2-8](#page-20-0) lists all the MPPs.



#### <span id="page-20-0"></span>**Table 2-8 Pin descriptions – configurable input/output functions**

- **NOTE:** All MPPs default to their high-Z state at powerup and must be configured after powerup for their intended purposes. All GPIOs default to 10 µA pulldown at powerup and must be configured after powerup for their intended purposes.
- **NOTE:** Configure unused MPPs as 0 mA current sinks (high-Z) and GPIOs as digital inputs with their internal pull-downs enabled.
- **NOTE:** Only even MPPs can be configured as current sink and only odd MPPs can be configured as analog output.

<span id="page-20-1"></span> <sup>1</sup>See [Table 2-1](#page-14-1) for parameter and acronym definitions.



### <span id="page-21-0"></span>**Table 2-9 Pin descriptions – input DC power**

### <span id="page-21-1"></span>**Table 2-10 Pin descriptions – grounds**



1Pad N1 and N2 have been combined to same input voltage group from Rev. 2.0.

<span id="page-21-3"></span><span id="page-21-2"></span><sup>2</sup>Pads B1, B2 and E1, E2 have been combined to same input voltage group from Rev 2.0.



## <span id="page-23-1"></span><span id="page-23-0"></span>**3.1 Absolute maximum ratings**

Absolute maximum ratings [\(Table 3-1\)](#page-23-2) reflect conditions that PM8916 may be exposed to outside of the operating limits, without experiencing immediate functional failure. They are limiting values, to be considered individually when all other parameters are within their specified operating ranges. Functionality and long-term reliability can only be expected within the operating conditions, as described in Section [3.2.](#page-24-0)

<b>Parameter</b>			Max	<b>Units</b>			
Power supply and related sense voltages							
USB_IN	Input power from USB source	$-0.5$	16	V			
VDD_xx	PMIC power-supply voltages not listed elsewhere	$-0.5$	6	V			
VBAT, VBAT_SNS	Main battery voltage Steady state Transient $(< 10$ ms)	$-0.5$ $-0.5$	6				
VDD_CDC_VBAT	Power for audio codec	$-0.5$	6	$\vee$			
VDD_EAR_SPKR	Power for ear and speaker driver	$-0.5$	6	$\vee$			
Signal pins							
V IN	Voltage on any non-power-supply pin1	$-0.5$	$VXX + 0.5$	$\vee$			
	ESD protection and thermal conditions $-$ see Section 7.1.						

<span id="page-23-2"></span>**Table 3-1 Absolute maximum ratings**

<span id="page-23-3"></span> <sup>1</sup>VXX is the supply voltage associated with the input or output pin to which the test voltage is applied

## <span id="page-24-0"></span>**3.2 Operating conditions**

Operating conditions include parameters that are under the control of the user: power-supply voltage and ambient temperature [\(Table 3-2\)](#page-24-1). The PM8916 meets all performance specifications listed in Sectio[n 3.3](#page-25-0) through Section [3.11](#page-61-0) when used within the operating conditions, unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

<span id="page-24-1"></span>



<span id="page-24-2"></span> $1V_{XX}$  is the supply voltage associated with the input or output pin to which the test voltage is applied.

## <span id="page-25-0"></span>**3.3 DC power consumption**

This section specifies DC power supply currents for the various IC operating modes [\(Table 3-3\)](#page-25-1). Typical currents are based on IC operation at room temperature (+25°C) using default parameter settings.

<span id="page-25-1"></span>



#### <span id="page-25-2"></span>**Table 3-4 Audio power supply peak current**

<b>Parameter</b>		Min	⊤γр	Max	Units
<b>VDD EAR SPKR</b>	Power for ear and speaker driver	$\overline{\phantom{0}}$	-		

<span id="page-25-4"></span><span id="page-25-3"></span> $\frac{1}{1}$ <sup>1</sup>IDDactive1 is the total supply current from a main battery with PM8916 on, crystal oscillators on, XO and BBCLK1 on at 19.2 MHz, driving no load, and these voltage regulators on with no load at the following: VREG\_S1 = 1.15 V, VREG\_S2 = 1.15 V, VREG\_S3 = 1.35 V, VREG\_S4 = 2.15 V, VREG\_L2 = 1.2 V, VREG\_L3 = 1.15 V,VREG\_L5 = 1.8 V, VREG\_L7 = 1.8 V, VREG\_L8 = 2.9 V, VREG\_L11 = VREG\_L12 = 2.95 V, VREG\_L13 = 3.075 V, MPP1 is on as analog buffer, and VREF\_LPDDR is on.

<span id="page-25-5"></span>3 IDDsleep is the total supply current from a main battery with PM8916 on, crystal oscillators on and these voltage regulators on with no load at the following: VREG\_S1 = 1.15 V (PFM), VREG\_S3 (PFM) = 1.35 V,VREG\_S4 (PFM) = 2.15 V, VREG\_L2 (LPM) = 1.2 V, VREG\_L3 (LPM) = 1.15 V, VREG\_L5 (LPM) = 1.8 V, and VREF\_LPDDR is on.

<span id="page-25-6"></span>4Total supply current from a main battery with PM8916 off and the 32 kHz crystal oscillator on. This only applies when the temperature is between -30°C and 60°C.

<span id="page-25-7"></span> $^{5}$ <sub>IDDcc\_x</sub>off is the total supply current from a 3.0 V coin cell with PM8916 off and the 32 kHz crystal oscillator off. This only applies when the temperature is between -30°C and 60°C.

<span id="page-25-8"></span> $^6$ <sub>IDDcc\_rc</sub>cal is the total supply current from a 3.0 V coin cell with PM8916 off, the 32 kHz crystal oscillator off and RCCAL enabled with nominal settings. This only applies when the temperature is between -30°C and 60°C.

<span id="page-25-9"></span><sup>7</sup>5CHG is the total supply current from a charger, with the device configured into the sleep mode as specified in Note 2 above with  $USB_N = 6$  V and VMAXSEL setting = 4.2 V.

<span id="page-25-10"></span>8<sub>IDDU</sub>SB is the total supply current drawn from a USB charger when the phone has a good battery (> 3.2 V), and the phone is not drawing charging current from USB. When USB is suspended, the phone is not allowed to draw more than 2.5 mA from a PC. Specification allows for 850 µA current into external components connected to VBUS in this case.

 $^{2}$ <sub>IDDacti</sub>ve2 is the total supply current from a main battery with PM8916 on and <sub>IDDactiv</sub>e1 condition plus: VREG\_L1 = 1.225 V, VREG\_L4 = 2.05 V, VREG\_L6 = 1.8 V, VREG\_L14 = 1.8 V, VREG\_L17 = 2.85 V, VREG\_RFCLK and RFCLK1 on.

## <span id="page-26-0"></span>**3.4 Digital logic characteristics**

PM8916 digital I/O characteristics such as voltage levels, current levels, and capacitance are specified in [Table 3-5.](#page-26-4)

<span id="page-26-4"></span>**Table 3-5 Digital I/O characteristics**

<b>Parameter</b>		<b>Comments</b>	Min	<b>Typ</b>	Max	<b>Units</b>
Vıн	High-level input voltage <sup>1</sup>		$0.65 \times V_{10}$		$V_{10} + 0.3^2$	$\vee$
VIL	Low-level input voltage		$-0.3$		$0.35 \times V_{10}^{2}$	$\vee$
<b>V</b> SHYS	Schmitt hysteresis voltage		15			mV
ΙL.	Input leakage current <sup>3</sup>	$V_{IO}$ = max, $V_{IN}$ = 0 V to $V_{IO}$	$-200$		$+200$	nA
VOH	High-level output voltage	$I_{\text{out}} = I_{\text{OH}}$	$V_{10}$ – 0.5		Vio	V
VOL	Low-level output voltage	$I_{\text{out}} = I_{\text{OL}}$	0		0.45	V
Iон	High-level output current 4	$V_{\text{out}} = V_{\text{OH}}$	3			mA
lol	Low-level output current <sup>4</sup>	$V_{\text{out}} = V_{\text{OL}}$			-3	mA
lo <sub>H_XO</sub>	High-level output current <sup>4</sup>	XO digital clock outputs only	6			mA
$I_{OL\_XO}$	Low-level output current <sup>4</sup>	XO digital clock outputs only			-6	mA
$C_{IN}$	Input capacitance <sup>5</sup>				5	pF

## <span id="page-26-1"></span>**3.5 Input power management**

All parameters associated with input power management functions are specified.

### <span id="page-26-2"></span>**3.5.1 Over-voltage protection**

PM8916 has power FET and charging current sensing feature. After the OVP/UVD comparators detect a valid charging source, the power FET driver is enabled. The USB\_IN voltage is monitored by the OVP comparator with a threshold voltage of 6.2 V. When USB\_IN exceeds this threshold, the comparator outputs a logic signal to turn off the power FET driver, which turns off the power FET within 1 µs.

## <span id="page-26-3"></span>**3.5.2 External supply detection**

The PMIC continually monitors the external supply voltages like USB\_IN and the battery supply voltage VBAT. Internal detector circuits measure these voltages to recognize when an external supply is connected or removed, and verify that it is within its valid range when connected. Hysteresis prevents undesired switching near the thresholds, and status is reported to the on-chip state machine and to the host IC via interrupts.

<span id="page-26-9"></span> $5$  vIO = VREG L5.

<span id="page-26-8"></span><span id="page-26-7"></span><span id="page-26-6"></span><span id="page-26-5"></span> $\overline{a}$ 

**<sup>1</sup>**VIO is the supply voltage for the APQ/PMIC interface (most PMIC digital I/Os).

<sup>2</sup>MPP and GPIO pins comply with the input leakage specification only when configured as digital inputs, or set to their tristate mode.

<sup>&</sup>lt;sup>3</sup>Output current specifications apply to all digital outputs unless specified otherwise, and are superseded by specifications for specific pins (such as MPP and GPIO pins.

<sup>4</sup>Input capacitance is guaranteed by design, but is not 100% tested.

Performance specifications related to detecting external supply voltages and protecting the PMIC are presented in future revisions of this document.

For a valid USB detection and PON trigger to happen, USB\_IN voltage must be greater than under-voltage detection (UVD) and less than over-voltage detection (OVD) threshold.

<span id="page-27-0"></span>



<span id="page-27-1"></span> 1Meets the 4.4 V VBUS minimum from an unloaded bus-powered hub as specified in the USB 2.0 specification.

<sup>2</sup>USB OVP FET on, USB\_IN voltage jumps from 10 V to 15 V in 20 μs.

<span id="page-27-3"></span><span id="page-27-2"></span><sup>3</sup>This is the recommended operating range. The acceptable operating range is defined by the UVD and OVD thresholds specified elsewhere in this table.

## <span id="page-28-0"></span>**3.5.3 Linear battery charger**

## **3.5.3.1** LBC specifications

### <span id="page-28-1"></span>**Table 3-7 Linear charger specifications**



### **3.5.3.2** Charging-specific linear charger specifications

Battery charging is controlled by a PMIC state-machine. The first step in the automated charging process determines if trickle charging is needed. Charging of a *severely* depleted battery must begin with trickle charging [\(Table 3-8\)](#page-28-2) to limit the current, avoid pulling VDD down, and protect the battery from more charging current than it can handle. Once a minimum battery voltage is established using trickle charging, constant-current charging is enabled to charge the battery quickly – this mode is sometimes called fast charging. Once the battery approaches its target voltage, the charge is completed using constant-voltage charging.

<span id="page-28-2"></span>





### **Constant-current charging**

The PMIC parameters associated with constant-current charging are specified in the following subsections:

- External supply detection Sectio[n 3.5.2](#page-26-3)
- Battery voltage monitoring system Sectio[n 3.5.4](#page-31-0)

Additional performance specifications for constant-current charging are not required.

### **Constant-voltage charging**

The PMIC parameters associated with constant-voltage charging are specified in the following subsections:



Additional performance specifications for constant-voltage charging are not required.



<span id="page-30-0"></span>**Figure 3-1 LBC flowchart** 

### <span id="page-31-0"></span>**3.5.4 Battery voltage monitoring system**

### **3.5.4.1** Under-voltage lockout

The handset supply voltage (VDD) is monitored continuously by a circuit that automatically turns off the device at severely low VDD conditions.

UVLO events do not generate interrupts. They are reported to the host IC via the PON\_RESET\_N signal. UVLO-related voltage and timing specifications are listed in [Table 3-9.](#page-31-2)

#### <span id="page-31-2"></span>**Table 3-9 UVLO performance specifications**



### **3.5.4.2** SMPL

The PMIC SMPL feature initiates a power-on sequence if the monitored VDD drops out of range and then returns in-range within a programmable interval. When enabled by software, SMPL achieves immediate and automatic recovery from momentary power loss (such as a brief battery disconnect when the device is jarred).

SMPL performance specifications are given i[n Table 3-10.](#page-31-3)

#### <span id="page-31-3"></span>**Table 3-10 SMPL performance specifications**



### <span id="page-31-1"></span>**3.5.5 Voltage mode battery monitoring system (VM-BMS)**

#### <span id="page-31-4"></span>**Table 3-11 Battery fuel-gauge specifications**



<span id="page-32-1"></span>



### <span id="page-32-0"></span>**3.5.6 Battery interface parameters (BTM and BPD)**

The PMIC interface with the battery enables battery-temperature monitoring (BTM) and batterypresence detection (BPD); pertinent performance specifications are given in [Table 3-13.](#page-32-2)

If BAT\_ID is not used, that pin can be grounded. If BAT\_THERM is not used, it too can be grounded, and the software's battery temperature feature *must be* disabled. If external charger is used, then BAT\_THERM should be grounded.



<span id="page-32-2"></span>

<span id="page-32-3"></span>1Valid over a temperature range of -20°C to 70°C.



[Figure 3-2](#page-33-0) shows the BTM block diagram, and [Table 3-14](#page-34-2) lists the equations for calculating the Rs1 and Rs2 external resistors needed to support the BTM feature.



<span id="page-33-0"></span>**Figure 3-2 Battery-temperature monitoring**



<span id="page-34-2"></span>

### <span id="page-34-0"></span>**3.5.7 Coin cell charging**

Coin cell charging is enabled through software control and powered from VBAT. The on-chip charger is implemented using a programmable voltage source and a programmable series resistor. The host IC reads the coin cell voltage through the PMIC's analog multiplexer to monitor charging. Coin cell charging performance is specified in [Table 3-15.](#page-34-3)

<span id="page-34-3"></span>**Table 3-15 Coin cell charging performance specifications**

<b>Parameter</b>	<b>Comments</b>	Min	Typ	Max	<b>Units</b>
Target regulator voltage	$VIN > 3.3 V$ , ICHG = 100 µA	2.5	3.1	3.2	
Target series resistance		800	-	2100	
Coin cell charger voltage error	$ICHG = 0 \mu A$	-5		5	%
Coin cell charger resistor error		$-20$		20	%
Dropout voltage <sup>1</sup>	$ICHG = 2 mA$			200	mV
Ground current, charger enabled $VBAT = 3.6 V, T = 27°C$ VBAT = $2.5$ to $5.5$ V	$PMIC = off$ ; $VCOIN = open$		4.5	8	μA μA

## <span id="page-34-1"></span>**3.6 Output power management**

Output power management circuits include:

- Bandgap voltage reference circuit
- **Buck SMPS circuits**
- **LDO** linear regulators

The PM8916 provides all the regulated voltages needed for most wireless handset applications. Independent regulated power sources are required for various electronic functions to avoid signal corruption between diverse circuits, support power-management sequencing, and to meet different voltage-level requirements.

A total of 24 programmable voltage regulators are provided by the PM8916, with all outputs derived from a common bandgap reference circuit. Each regulator can be set to a low-power mode for power savings.

A high-level summary of all regulators and their intended uses is presented in [Table 3-16.](#page-35-0)

<span id="page-34-4"></span><sup>&</sup>lt;sup>1</sup>Set the input voltage (VBAT) to 3.5 V. Note the charger output voltage; call this value  $V_0$ . Decrease the input voltage until the regulated output voltage (V<sub>1</sub>) drops 100 mV (V<sub>1</sub> = V<sub>0</sub> – 0.1 V). The voltage drop across the regulator under this condition is the dropout voltage (V<sub>dropout</sub> = VBAT – V<sub>1</sub>).

<span id="page-35-2"></span><span id="page-35-1"></span>**Table 3-16 Regulator high-level summary**

<span id="page-35-0"></span>

1Default voltages and power-on states may depend on option pin (OPT\_x) or SBL settings.

2Since PM8916 has wire bond package, rated current of the LDOs will be less than the design specification. For example, although L1 is N1200 LDO type which is designed for 1.2 A, its rated current is limited to 250 mA mainly due to losses in the bond wire.
<span id="page-36-0"></span>

 1LDO L11 would be able to provide current of 800 mA to support SDR104 mode. The regulation specification of 3% would not be met. Since minimum voltage needed at SD card is only 2.7 V, accuracy of 8.4% will be sufficient. The LDO L11 can provide current of 600 mA meeting all regulation specification.

### **3.6.1 Reference circuit**

All PMIC regulator circuits and some other internal circuits are driven by a common, on-chip voltage reference circuit. An on-chip series resistor supplements an off-chip 0.1 µF bypass capacitor at the REF\_BYP pin to create a low-pass function that filters the reference voltage distributed throughout the device.

**NOTE:** Do not load the REF\_BYP pin. Use an odd MPP configured as an analog output if the reference voltage is needed off-chip.

Applicable voltage-reference performance specifications are given in [Table 3-17.](#page-37-0)

<span id="page-37-0"></span>**Table 3-17 Voltage-reference performance specifications**

<b>Parameter</b>	<b>Comments</b>	Min	<b>Typ</b>	Max	<b>Units</b>
Nominal internal VREF	At REF BYP pin		1.250		V
Output voltage deviations Normal operation Normal operation Sleep mode	Over-temperature only, -20 to +120°C All operating conditions All operating conditions	$-0.32$ $-0.50$ $-1.0$	-	$+0.32$ $+0.50$ $+1.0$	% $\%$ $\frac{0}{0}$

### **3.6.2 Buck SMPS**

The buck converter is a switched-mode power supply that provides an output voltage lower than its input voltage, and is therefore also known as a step-down converter. The PM8916 IC includes four SMPS. The SMPS bucks support PWM and PFM modes.

Pertinent performance specification is given in [Table 3-18.](#page-38-0)

<span id="page-38-0"></span>





## **3.6.2.1** Efficiency plots

[Figure 3-3](#page-39-0) through [Figure 3-6](#page-40-0) show the efficiency plots for  $V_{in} = 3.7$  V.





#### <span id="page-39-0"></span>**Figure 3-3 S1 PFM efficiency plots**

 $\mathbf 1$ 



**Figure 3-4 S2 PFM efficiency plots**



**Figure 3-5 S3 PFM efficiency plots**



<span id="page-40-0"></span>**Figure 3-6 S4 PFM efficiency plots**



**S2 PWM Efficiency** 

 $_{\rm 0.1}$ 

 $\mathsf{Load}\left(\mathsf{A}\right)$ 

 $\infty$ 

 $\mathbf{g}_2$ 

80

 $\begin{array}{l} \mbox{Efficiency (%)} \\ \mbox{of 3 to 3} \\ \mbox{of 3 to 3} \\ \mbox{of 4 to 3} \\ \mbox{of 5 to 3} \\ \mbox{of 6 to 3}$ 

50  $45$ 

 $40\,$ 

 $_{0.01}$ 

### **3.6.3 Linear regulators**

20 low dropout linear regulator designs are implemented within the PMIC:

- 3 NMOS LDOs
- 15 PMOS LDOs
- PMOS for on-chip clock circuits
	- These LDOs are not used off-chip, so their performance specifications are not published.

All other LDO performance specifications are presented in [Table 3-19.](#page-41-0)

<span id="page-41-0"></span>



<span id="page-41-1"></span> <sup>1</sup>For LDO L11 alone, overall error is specified for a load of 0-400 mA instead of its rated current.



<span id="page-42-0"></span>1LDO voltage dropout measurement:

- Program the LDO for its desired operating voltage (V\_set\_d).
- Measure the output voltage; call this value V\_set\_m.
- Adjust the load such that the LDO delivers its rated output current (I\_rated).
- Adjust the input voltage until  $V_in = V_set_m + 0.5 V$ .
- Decrease V\_in until V\_out drops 100 mV (until V\_out = V\_set\_m 0.1 V); call the resulting input value V\_in\_do and call this output value V\_out\_do.

<span id="page-42-2"></span><sup>3</sup>LDO L11 would be able to provide current of 800 mA to support SDR104 mode. The regulation specification of 3% would not be met. Since minimum voltage needed at SD card is only 2.7 V, accuracy of 8.4% will be sufficient. The LDO L11 can provide current of 600 mA meeting all regulation specifications.

<sup>•</sup> The voltage drop across the regulator under this condition is the dropout voltage ( $V_d$ do =  $V_i$ in $_d$ do – V\_out\_do).

<sup>&</sup>lt;sup>3</sup>The dropout voltage is specified at rated current of the LDO. The voltage headroom required to maintain the LDO in regulation depends on the load current of the LDO. The current that an LDO can provide needs to be derated based on the headroom. Typical example, the LDO L5 has a dropout voltage of 250 mV. When headroom is 75 mV, the PMOS LDO can provide 200  $*$  (75/250) = 60 mA current without going out of regulation.

<span id="page-42-1"></span><sup>&</sup>lt;sup>2</sup> If a short is anticipated at the output of any of the LDOs, additional current protection circuits should be added. Alternatively, an external LDO with short circuit protection in lieu of PM8916 internal LDO should be used.



<span id="page-43-0"></span> <sup>1</sup>For LDO L11 alone, overall error is specified for a load of 0-400 mA instead of its rated current.

### **3.6.4 Internal voltage-regulator connections**

Some regulator supply voltages and/or outputs are connected internally to power other PMIC circuits. These circuits will not operate properly unless their supplies are correct; this requires:

- Certain regulator supply voltages must be delivered at the right value.
- Corresponding regulator sources must be enabled and set to the proper voltages.

These requirements are summarized in [Table 3-20.](#page-44-0)

<b>Feature</b>	Regulator/ <b>Connection</b>	Default V	<b>Comments</b>
<b>GPIO</b>	VPH PWR <sup>1</sup>	3.6	Available supplies for GPIO
	VREG_L2	1.2	
	VREG_L5	1.8	
<b>MPP</b>	VPH PWR	3.6	Available supplies for MPP
	VREG L <sub>2</sub>	1.2	
	VREG_L5	1.8	
<b>Clocks</b>	VREG_L5	1.8	Sleep clock pad (Vio)
	VREG_XO	1.8	XO core
	VREG_RFCLK	1.8	Low-noise output buffers (RF_CLKx)
	VREG L7	1.8	Low-power output buffers (BB_CLKx) The BB_CLKx buffer supply L7 is forced on by BB_CLKx_EN.
<b>SPMI</b>	VREG_L5	1.8	SPMI pad (Vio)
AMUX	max{VBAT, $USB$ <sub>IN</sub> }		VADC (AMUX + XOADC) supply
<b>BMS</b>	VREG_L6	1.8	<b>BMS VADC supply</b> L6 is forced on by BMS for OCV measurement.
<b>Miscellaneous</b>	VREG L5	1.8	

<span id="page-44-0"></span>**Table 3-20 Internal voltage regulator connections**

#### **Table 3-21 Boost specifications**

<b>Parameter</b>	<b>Test conditions</b>	Min	<b>Typ</b>	Max	<b>Units</b>
Boost efficiency	3.7 V input, 2.2 µH inductor, 600 mA load	84	88		$\%$
	3.7 V input, 2.2 µH inductor, 900 mA load	80	87		$\%$
Absolute voltage accuracy	CCM at $5.5$ V	-3	$\Omega$	3	$\%$
Temperature coefficient	600 mA load current	$-100$		100	ppm/°C
Overshoot	Regulator turn on/off, load off, voltage step		5	9	$\%$
Voltage dip due to transient	6 mA to 600 mA current step		340	500	mV
Voltage spike due to transient	600 mA to 6 mA current step		300	500	mV
Settling time				200	μs

<span id="page-44-1"></span> <sup>1</sup>GPIO\_1 and GPIO\_2 do not support VPH\_PWR domain.



# **3.7 General housekeeping**

The PMIC includes many circuits that support handset-level housekeeping functions – various tasks that must be performed to keep the handset in order. Integration of these functions reduces the external parts count and the associated size and cost. Housekeeping functions include an analog switch matrix, multiplexers, and voltage scaling; an HK/XO ADC circuit; system clock circuits; a real-time clock for time and alarm functions; and over-temperature protection.

## <span id="page-45-1"></span>**3.7.1 Analog multiplexer and scaling circuits**

A set of analog switches, analog multiplexers, and voltage scaling circuits select and condition a single analog signal for routing to the on-chip HK/XO ADC. The multiplexer and scaling functions are summarized in [Table 3-22.](#page-45-0)

Ch#	<b>Description</b>	Typical input range (V)	<b>Scaling</b>	<b>Typical output</b> range (V)
$\Omega$	USB_IN pin	$0.5 - 16$	1/10	$0.05 - 1.6$
1 to $4$	<b>RESERVED</b>			
5	<b>VCOIN</b>	$0.15 - 3.25$	1/3	$0.05 - 1.08$
6	VBAT_SNS	$2.5 - 4.5$	1/3	$0.83 - 1.5$
7	VBAT_VPH_PWR	$0.15 - 1.8$	1/3	$0.05 - 0.72$
8	DIE_TEMP	$0.4 - 0.9$	1/1	$0.4 - 0.9$
9	<b>VREF_0P625</b>	0.625	1/1	0.625
10	<b>VREF_1P25</b>	1.25	1/1	1.25
11	CHG_TEMP	$0.1 - 1.7$	1/1	$0.1 - 1.7$
12	BUFFERED_VREF_0P625	0.625	1/1	0.625
13	<b>RESERVED</b>			
14	<b>GND REF</b>	For calibration		
15	VDD_VADC	For calibration		
16	MPP1	$0.1 - 1.7$	1/1	$0.1 - 1.7$
17	MPP <sub>2</sub>	$0.1 - 1.7$	1/1	$0.1 - 1.7$
18	MPP3	$0.1 - 1.7$	1/1	$0.1 - 1.7$
19	MPP4	$0.1 - 1.7$	1/1	$0.1 - 1.7$
20 to 31	<b>RESERVED</b>			

<span id="page-45-0"></span>**Table 3-22 Analog multiplexer and scaling functions**



**NOTE:** Gain and offset errors are different through each analog multiplexer channel. Each path should be calibrated individually over its valid gain and offset settings for best accuracy.

Performance specifications pertaining to the analog multiplexer and its associated circuits are listed in [Table 3-23.](#page-46-0)

#### <span id="page-46-0"></span>**Table 3-23 Analog multiplexer performance specifications**



 <sup>1</sup>These AMUX inputs come from off-chip thermistor circuits.

<span id="page-46-2"></span><span id="page-46-1"></span><sup>2</sup>Channel 32 should be selected when the analog multiplexer is not being used; this prevents the scalers from loading the inputs.

<span id="page-46-3"></span><sup>3</sup>Multiplexer offset error, gain error, and INL are measured as shown i[n Figure 3-7.](#page-50-0) Supporting comments: • The nonlinearity curve is exaggerated for illustrative purposes.

<sup>•</sup> Input and output voltages must stay within the ranges stated in this table; voltages beyond these ranges result in nonlinearity and are beyond specification.

<sup>•</sup> Offset is determined by measuring the slope of the endpoint line (m) and calculating its Y-intercept value (b): Offset =  $b = y1 - m \cdot x1$ 

<sup>•</sup> Gain error is calculated from the ideal response and the endpoint line as the ratio of their two slopes (in percentage):

Gain\_error = [(slope of endpoint line)/(slope of ideal response) – 1]·100%

<sup>•</sup> INL is the worst-case deviation from the endpoint line. The endpoint line removes the gain and offset errors to isolate nonlinearity:

INLmin = min[Vout (actual at Vx input) – Vout (endpoint line at Vx input)]

INLmax = max[Vout (actual at Vx input) – Vout (endpoint line at Vx input)]



AMUX input to ADC output end-to-end accuracy specifications are listed in [Table 3-24.](#page-48-0)

<span id="page-47-0"></span> <sup>1</sup>The AMUX output and a typical load are modeled in [Figure 3-8.](#page-50-1) After S1 closes, the voltage across C2 settles within the specified settling time.

## <span id="page-48-1"></span>**3.7.2 AMUX input to ADC output end-to-end accuracy**



<span id="page-48-0"></span>

		input range	<b>Typical</b>			<b>Typical</b> output range		AMUX input to ADC output end-to-end accuracy, RSS <sup>2,3</sup> (%)			AMUX input to ADC output end-to-end accuracy, WCS <sup>1,4</sup> (%)				
<b>AMUX</b>	<b>Function</b>			<b>Automatic</b>				<b>Without calibration</b>		Internal calibration	<b>Without calibration</b>		Internal calibration		Recommended method of
ch#		Min (V)	Max (V)	scaling	Min (V)	Max (V)	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	calibration <sup>15</sup> for the channel
$\Omega$	USB_IN pin (divided by 10)	4.35	6.3	1/10	0.435	0.63	4.97	3.92	2.38	2.3	9.59	7.92	3.86	3.46	Absolute
$1 - 4$		$\overline{\phantom{a}}$	$\qquad \qquad =$	$\overline{\phantom{m}}$	$\overline{\phantom{0}}$	$-$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\sim$	
5	VCOIN pin	$\overline{2}$	3.25	1/3	0.67	1.08	3.1	2.2	0.7	0.52	5.7	4.37	1.4	1.08	Absolute
6	VBAT SNS pin	2.5	4.5	1/3	0.83	1.5	2.64	1.89	0.6	0.47	5.0	3.76	1.24	0.93	Absolute
$\overline{7}$	VBAT pin	2.5	4.5	1/3	0.83	1.5	2.64	1.89	0.6	0.47	5.0	3.76	1.24	0.93	Absolute
8	Die-temperature monitor	0.4	0.9	1	0.4	0.9	4.75	2.4	1.0	1.22	8.0	4.7	2.00	1.22	Absolute
9	0.625 V reference voltage	0.625	0.625	1	0.625	0.625	3.27	3.27	0.71	0.71	5.95	5.95	1.47	1.47	Absolute - part of calibration
10 <sup>1</sup>	1.25 V reference voltage	1.25	1.25	1	1.25	1.25	2.05	2.05	0.5	0.5	4.08	4.08	1.01	1.01	Absolute - part of calibration
11	Charger temperature	0.1	1.7	$\mathbf{1}$	0.1	1.7	18.42	1.79	3.66	0.46	25.64	3.58	6.22	0.9	Absolute
12	VREF 0p625 buf	0.625	0.625	1	0.625	0.625	3.27	3.27	0.71	0.71	5.95	5.95	1.47	1.47	Absolute - part of calibration
13		$\equiv$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	
$14 - 15$	GND_REF, VDD_ADC	$\equiv$	$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	$\qquad \qquad -$	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\qquad \qquad -$	$\overline{\phantom{a}}$	
$16 - 19$	MPP 01 to MPP 04 pin	0.1	1.7	$\mathbf{1}$	0.1	1.7	18.00	1.76	4.0	0.47	26.00	3.59	6.00	0.88	Absolute or ratiometric depending on application
$20 - 31$		$\sim$	$\overline{\phantom{0}}$	$\overline{\phantom{m}}$	$\overline{\phantom{0}}$	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	$\overline{\phantom{a}}$	

 <sup>1</sup>Absolute uses 0.625 V and 1.25 V MBG voltage reference as calibration points. Ratiometric uses the GND\_XO and VREF\_XO\_THM as calibration points.

<sup>2</sup>XO\_THERM to ADC output end-to-end accuracy.

<sup>&</sup>lt;sup>3</sup>The min and max accuracy values correspond to min and max input voltage to the AMUX channel.

<sup>4</sup>Accuracy is based on root sum square (RSS) of the individual errors.

<sup>5</sup>Accuracy is based on worst-case straight sum (WCS) of all errors.

<span id="page-49-0"></span>

 <sup>1</sup>XO\_THERM to ADC output end-to-end accuracy.

<sup>&</sup>lt;sup>2</sup>The min and max accuracy values correspond to min and max input voltage to the AMUX channel.

<sup>3</sup>Accuracy is based on root sum square (RSS) of the individual errors.

<sup>4</sup>Accuracy is based on worst-case straight sum (WCS) of all errors.

<sup>5</sup>Absolute uses 0.625 V and 1.25 V MBG voltage reference as calibration points. Ratiometric uses the GND\_XO and VREF\_XO\_THM as calibration points.



<span id="page-50-0"></span>**Figure 3-7 Multiplexer offset and gain errors**



<span id="page-50-1"></span>

## **3.7.3 HK/XO ADC circuit**

The analog-to-digital converter circuit is shared by the housekeeping (HK) and 19.2 MHz crystal oscillator (XO) functions. A 2:1 analog multiplexer selects which source is applied to the ADC:

- $\blacksquare$  The HK source the analog multiplexer output discussed in Section [3.7.1;](#page-45-1) or
- The XO source the thermistor network output that estimates the 19.2 MHz crystal temperature.

HK/XO ADC performance specifications are listed in [Table 3-25.](#page-51-0)

<b>Parameter</b>	<b>Comments</b>	Min	Typ	Max	<b>Units</b>
Supply voltage	Connected internally to VREG_L6		1.8		v
Resolution				15	bits
Analog input bandwidth			100		kHz
Sample rate	XO/8		2.4		<b>MHz</b>
Offset error	Relative to full-scale	-1		1	$\%$
Gain error	Relative to full-scale	-1		1	$\%$
<b>INL</b>	15-bit output	-8		8	<b>LSB</b>
<b>DNL</b>	15-bit output	-4		4	<b>LSB</b>

<span id="page-51-0"></span>**Table 3-25 HK/XO ADC performance specifications**

## **3.7.4 System clocks**

The PMIC includes several clock circuits whose outputs are used for general housekeeping functions, and elsewhere within the handset system. These circuits include a 19.2 MHz XO with multiple controllers and buffers, an RC oscillator, and sleep clock outputs. Performance specifications for these functions are presented in the following subsections.

## <span id="page-51-1"></span>**3.7.4.1** 19.2 MHz XO circuits

An external crystal is supplemented by on-chip circuits to generate the desired 19.2 MHz reference signal. Using an external thermistor network, the on-chip ADC, and advanced temperature-compensation software, the PMIC eliminates the large and expensive VCTCXO module required by previous-generation chipsets. The XO circuits initialize and maintain valid pulse waveforms and measure time intervals for higher-level handset functions. Multiple controllers manage the XO warmup and signal buffering, and generate the desired clock outputs (all derived from one source):

- $\blacksquare$  Low-noise outputs RF\_CLKx enabled internally or can be enabled via properly configured GPIOs.
- $\blacksquare$  Low-power output BB\_CLK1 enabled by the dedicated control pin BB\_CLK1\_EN; this output is used as the host IC's clock signal.
- Low-power output BB\_CLK2 enabled internally through SPMI or can be enabled through pin control by properly configuring GPIO2.

Since the different controllers and outputs are independent, circuits other than those needed for the WAN can operate even while the host IC is asleep and its RF circuits are powered down.

The XTAL\_19M\_IN and XTAL\_19M\_OUT pins are incapable of driving a load – the oscillator will be significantly disrupted if either pin is externally loaded.

As described in Section [3.7.4.3,](#page-53-0) an RC oscillator is used to drive some clock circuits until the XO source is established.

The 19.2 MHz XO circuit and related performance specifications are listed in [Table 3-26.](#page-52-0)

#### <span id="page-52-0"></span>**Table 3-26 XO controller, buffer, and circuit performance specifications**





## **3.7.4.2** 19.2 MHz XO crystal requirements

Crystal performance is critical to a wireless product's overall performance. Guidance is available within *19.2 MHz Modem Crystal Qualification Requirements and Approved Suppliers* (80-V9690-19). This document includes:

- Data needed from crystal suppliers to demonstrate compliance
- Approved suppliers for different crystal configurations
- Discussion of various schematic options

#### <span id="page-53-0"></span>**3.7.4.3** RC oscillator

The PMIC includes an on-chip RC oscillator that is used during startup, and as a backup to other oscillators. Pertinent performance specifications are listed in [Table 3-27.](#page-53-1)

#### <span id="page-53-1"></span>**Table 3-27 RC oscillator performance specifications**



### **3.7.4.4** Sleep clock

Source options:

- Calibrated low-frequency RC oscillator.
	- □ Used as a source of RTC clock when PMIC is off; requires a qualified coin cell or super capacitor to support RTC when the battery is removed.
	- Periodically uses the XO signal for calibration, achieving accuracy suitable for RTC without an external crystal.
- The 19.2 MHz XO divided by 586 (32.7645 kHz nominal) This is the source of sleep clock and RTC clock when the device is in active and sleep mode.
- The 19.2 MHz RC oscillator divided by 586 (32.7645 kHz nominal) The 19.2 MHz RC oscillator is an on-chip circuit with coarse frequency accuracy.
	- $\Box$  Used during PMIC power-up until the software switches over to XO/586.
	- $\Box$  Used in active or sleep mode only if other sources are unavailable.

The PMIC sleep-clock output is routed to the host IC via SLEEP CLK. It is also available for other applications using properly configured GPIOs.

Related specifications presented elsewhere include:

- $\blacksquare$  19.2 MHz XO circuits (Section [3.7.4.1\)](#page-51-1)
- RC oscillator (Section  $3.7.4.3$ )
- Output characteristics (voltage levels, drive strength, etc.) are defined in Section [3.4.](#page-26-0)

### **3.7.5 Real-time clock**

The real-time clock (RTC) functions are implemented by a 32-bit real-time counter and one 32-bit alarm, both configurable in one-second increments. The primary input to the RTC circuits is the selected sleep-clock source (calibrated low-frequency oscillator, or divided-down 19.2 MHz XO). Even when the phone is off, the selected oscillator and RTC continue to run off the main battery.

If the main battery is present and an SMPL event occurs, RTC contents are corrupted. As power is restored, the RTC pauses and skips a few seconds. The device must reacquire system time from the network to resume the usual RTC accuracy. Similarly, if the main battery is not present and the voltage at VCOIN drops too low, RTC contents are again corrupted. In either case, the RTC reset interrupt is generated. A different interrupt is generated if the oscillator stops, also causing RTC errors.

If RTC support is needed when the battery is removed, a qualified coin-cell or super capacitor is required on the VCOIN pin of the PMIC. If only SMPL support is needed when the battery is removed, a capacitor with effective capacitance of at least  $10 \mu$ F is required on the VCOIN pin of the PMIC.

Pertinent RTC specifications are listed in [Table 3-28.](#page-54-0)



#### <span id="page-54-0"></span>**Table 3-28 RTC performance specifications**

### **3.7.6 Over-temperature protection (smart thermal control)**

The PMIC includes over-temperature protection in stages, depending on the level of urgency as the die temperature rises:

- Stage 0 normal operating conditions (less than  $110^{\circ}$ C).
- Stage  $1 110^{\circ}\text{C}$  to 130°C; an interrupt is sent to the host IC without shutting down any PMIC circuits.
- Stage  $2 130^{\circ}$ C to 150°C; an interrupt is sent to the host IC and unnecessary high-current circuits are shut down.
- Stage  $3$  greater than 150°C; an interrupt is sent to the host IC and the PMIC is completely shut down.

Temperature hysteresis is incorporated such that the die temperature must cool significantly before the device can be powered on again. If any start signals are present while at Stage 3, they are ignored until Stage 0 is reached. When the device cools enough to reach Stage 0 and a start signal is present, the PMIC will power up immediately.

## **3.8 User interfaces**

In addition to housekeeping functions, the PMIC also includes these circuits in support of common handset-level user interfaces: LED current sinks; and vibration motor driver.

### **3.8.1 Current drivers**

There are three current drivers available:

- Even numbered MPPs can be used as the home row driver or other current sink function
- CHG\_LED\_SINK to drive LED during charging. This pin cannot be used to drive LED if LBC is not used (OPT 1 is grounded).
- **MPPs** or GPIOs can be used to control external LED drivers with at least 1 M $\Omega$  pull down at the output

### **3.8.2 Vibration motor driver**

The PMIC supports silent incoming-call alarms with its vibration motor driver. The vibration driver is a programmable voltage output that is referenced to VDD; when off, its output voltage is VDD. The motor is connected between VDD and the VIB\_DRV\_N pin.

Performance specifications for the vibration motor driver circuit are listed in [Table 3-29.](#page-55-0) 

<span id="page-55-0"></span>**Table 3-29 Vibration motor driver performance specifications**

<b>Parameter</b>	<b>Comments</b>	Min	Typ	Max	Units
Output voltage $(V_m)$ error <sup>1</sup> Relative error Absolute error	$VDD > 3.2$ V; $I_m = 0$ to 175 mA; $V_m$ setting = 1.2 to 3.1 V Total error = relative $+$ absolute	-6 -60		6 60	$\%$ mV
Headroom <sup>2</sup>	$m = 175$ mA			200	mV
Short-circuit current	$VIB$ DRV $N = VDD$	225		600	mA

<span id="page-55-2"></span><span id="page-55-1"></span> <sup>1</sup>The vibration motor driver circuit is a low-side driver. The motor is connected directly to VDD, and the voltage across the motor is  $Vm = VDD - Vout$ , where Vout is the PMIC voltage at VIB\_DRV\_N. 2Adjust the programmed voltage until the lowest motor voltage occurs while still meeting the voltage accuracy specification. This lowest motor voltage (Vm = VDD – Vout) is the headroom.

# **3.9 IC-level interfaces**

The IC-level interfaces include power-on circuits; the SPMI; interrupt managers; and miscellaneous digital I/O functions like level translators, detectors, and controllers. Parameters associated with these IC-level interface functions are specified in the following subsections. GPIO and MPP functions are also considered part of the IC-level interface functional block, but they are specified in their own sections (Section [3.10](#page-59-0) and Section [3.11\)](#page-61-0).

## **3.9.1 Poweron circuits and the power sequences**

Dedicated circuits continuously monitor several events that might trigger a poweron sequence, including KPD\_PWR\_N, CBL\_PWR\_N, charger insertion, RTC, or SMPL. If any of these events occur, the PMIC circuits are powered on, the handset's available power sources are determined, the correct source is enabled, and the host IC is taken out of reset.

Hardware configuration controls (OPT[2:1]) determine which regulators are included during the initial poweron sequence, as defined in Section [3.9.2.](#page-59-1) An example sequence will be made available in future revisions of the document.

The I/Os to/from the poweron circuits are basic digital control signals that must meet the voltage-level requirements stated in Section [3.4.](#page-26-0) The KPD\_PWR\_N and CBL\_PWR\_N inputs are pulled up to an internal voltage, dVdd (CBL\_PWR\_N is internally pulled high to dVdd using additional weak FET). Additional poweron circuit performance specifications are listed in [Table 3-30.](#page-56-0) More complete definitions for time intervals included in this table are provided in the PM8916 *Power Management IC Training Slides* (80-NK808-21).



#### <span id="page-56-0"></span>**Table 3-30 Poweron circuit performance specifications**

<span id="page-56-1"></span> <sup>1</sup>Timing is derived from the divided-down XO clock source (32.7645 kHz typical); tolerances are set accordingly.

<span id="page-56-2"></span> $2$ The first regulator poweron time treg1 depends on the bandgap reference decoupling capacitor at REF\_BYP. The specified value is based on 0.1 µF. This time does not include the default 16 ms keypad debounce and the16 ms UVLO debounce timers. If these debounce timers are increased, then the  $_{treg1}$  value will also increase.





**Figure 3-9 Poweron sequence for BB code '01' and '02'**

**NOTE:** For default voltage levels of PM8916 and PM8916-1 during PON sequence see [Table 3-13.](#page-32-0)

![](_page_59_Figure_2.jpeg)

**Figure 3-10 Poweron sequence for BB code 'VV'**

## <span id="page-59-1"></span>**3.9.2 OPT[2:1] hardwired controls**

Two pins (OPT\_1 and OPT\_2) can be used to configure PON parameters. The usable configurations are shown in [Table 3-31.](#page-59-2)

<span id="page-59-2"></span>**Table 3-31 OPT\_1 and OPT\_2 PON parameters**

<b>Pins</b>	Hi-Z	<b>GND</b>
OPT <sub>1</sub>	External charger not present	<b>External charger present</b>
OPT <sub>2</sub>	External APC buck (S5) not present	External APC busk (S5) present

Each OPT combination results in a unique set of poweron parameters: which regulators default on at powerup, the order those regulators are turned on, the voltage settings of some of those regulators, and whether external regulators are turned on via MPP or GPIO controls during the poweron sequence. In essence, the OPT combination customizes the poweron sequence for each chipset.

**NOTE:** Connecting either of these pins to VDD will force the PMIC to shut down.

### **3.9.3 SPMI and the interrupt managers**

The SPMI is a bidirectional, two-line digital interface that meets the voltage- and current-level requirements stated in Section [3.4.](#page-26-0)

PMIC interrupt managers support the chipset host and its processors, and communicate with the host IC via SPMI. Since the interrupt managers are entirely embedded functions, additional performance specifications are not required.

# <span id="page-59-0"></span>**3.10 General-purpose input/output specifications**

The four general-purpose input/output (GPIO) ports are digital I/Os that can be programmed for a variety of configurations [\(Table 3-32\)](#page-60-0). Performance specifications for the different configurations are included in Section [3.4.](#page-26-0)

**NOTE:** Unused GPIO pins should be configured as inputs with 10 µA pulldown.

![](_page_60_Picture_227.jpeg)

#### <span id="page-60-0"></span>**Table 3-32 Programmable GPIO configurations**

GPIOs default to digital input with 10 uA pulldown at poweron. During poweron (OPT2 = GND), PBS programs GPIO\_4 as digital output high at VDD level to enable the external buck converter. Before they can be used for their desired purposes, they need to be reconfigured appropriately.

GPIO\_4 can also be used as SLEEP\_CLK output special function if OPT2 is not grounded.

GPIO\_2 can be used to pin control BB\_CLK2 output by configuring it appropriately.

GPIO\_1 and GPIO\_2 do not support VPH\_PWR domain.

GPIOs are designed to run at a 4 MHz rate to support high-speed applications (only GPIO1 and GPIO2 are GPIOC capable). The supported rate depends on the load capacitance and IR drop requirements. If the application specifies load capacitance, then the maximum rate is determined by the IR drop. If the application does not require a specific IR drop, then the maximum rate can be increased by increasing the supply voltage and adjusting the drive strength according to the actual load capacitance. [Table 3-33](#page-60-1) lists output voltages for different driver strengths.

![](_page_60_Picture_228.jpeg)

<span id="page-60-1"></span>![](_page_60_Picture_229.jpeg)

# <span id="page-61-0"></span>**3.11 Multipurpose pin specifications**

The PM8916 includes four multipurpose pins (MPPs), and they can be configured for any of the functions specified within [Table 3-34.](#page-61-1) All MPPs are high-Z at poweron. During poweron, PBS programs MPP\_1 as analog output, which is used as a reference for host IC.

<span id="page-61-1"></span>**Table 3-34 Multipurpose pin performance specifications**

<b>Parameter</b>	<b>Comments</b>	Min	<b>Typ</b>	Max	<b>Units</b>
MPP configured as digital input <sup>1</sup>					
Logic high input voltage		$0.65 * V$ _M			V
Logic low input voltage				$0.35*$ $V_M$	V
MPP configured as digital output <sup>1</sup>					
Logic high output voltage	$Iout = IOH$	$V M - 0.45$		V M	$\vee$
Logic low output voltage	$Iout = IOL$	0		0.45	V
	MPP configured as analog input (analog multiplexer input)				
Input current		$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	100	nA
Input capacitance				10	рF
	MPP configured as analog output (buffered VREF output) <sup>2</sup>				
Output voltage error	$-50$ µA to $+50$ µA	$\overline{\phantom{m}}$	$\overline{\phantom{m}}$	12.5	mV
Temperature variation	Due to buffer only; does not include VREF variation (see Table 3-17)	$-0.03$		0.03	$\frac{0}{0}$
Load capacitance				25	pF
Power-supply current		$\overline{\phantom{0}}$	0.17	0.2	mA
MPP configured as current sink <sup>2</sup>					
Power supply voltage			<b>VDD</b>	$\overline{\phantom{0}}$	V
Sink current	Programmable in 5 mA increment	$\Omega$		40	mA
Sink current accuracy	$VOUT = 0.7 V$ to $(VDD - 1 V)$	$-20$		$+20$	$\frac{0}{0}$
Power-supply current			105	115	μA
<b>MPP configured as level translator</b>					
Maximum frequency		4			<b>MHz</b>

# **3.12 Audio codec**

**NOTE:** All audio performance data are collected above PMIC Vbatt of 3.4 V, unless otherwise specified.

<span id="page-61-3"></span><span id="page-61-2"></span>

 <sup>1</sup>Input and output stages can use different power supplies, thereby implementing a level translator. See [Table 2-1](#page-14-0) for V\_M supply options. Other specifications are included in Section [3.4.](#page-26-0)

<sup>2</sup>Only even MPPs (MPP\_2 and MPP\_4) can be configured as current sink and only odd MPPs (MPP\_1 and MPP\_3) can be configured as analog output.

# **3.12.1 Audio inputs and Tx processing**

![](_page_62_Picture_407.jpeg)

#### **Table 3-35 Analog microphone input performance**

![](_page_63_Picture_403.jpeg)

# **3.12.2 Audio outputs and Rx processing**

![](_page_64_Picture_445.jpeg)

![](_page_64_Picture_446.jpeg)

![](_page_65_Picture_418.jpeg)

#### **Table 3-37 HPH output performance, 16** Ω **load unless specified**

![](_page_65_Picture_419.jpeg)

![](_page_66_Picture_391.jpeg)

#### **Table 3-38 Mono speaker driver outputs performance, 8 Ω load and + 12 dB gain unless otherwise specified**

![](_page_66_Picture_392.jpeg)

![](_page_67_Picture_418.jpeg)

<span id="page-67-0"></span><sup>1</sup>With 200 mVpp sine wave imposed on VSW\_BOOST and digital input = -999 dBFS, PSRR is higher than 90 dB typical for all test cases

<span id="page-67-1"></span> ${}^{2}$ Bypass capacitors should be placed after the series ferrite bead at the amplifier's output. Having a capacitor directly at the speaker-driver output reduces class-D efficiency and increases power consumption

# **3.12.3 Support circuits**

![](_page_68_Picture_339.jpeg)

![](_page_68_Picture_340.jpeg)

# **4.1 Device physical dimensions**

The PM8916 is available in the 176-pin nanoscale package (176 NSP) that includes dedicated ground pins for improved grounding, mechanical strength, and thermal continuity. The 176 NSP has a  $6.2 \times 6.2$  mm body with a maximum height of 0.86 mm. Pin 1 is located by an indicator mark on the top of the package. [Figure 4-1](#page-70-0) shows a simplified version of the 176 NSP outline drawing.

![](_page_70_Figure_2.jpeg)

**Figure 4-1 6.2 x 6.2 x 0.86 mm outline drawing**

<span id="page-70-0"></span>This is a simplified outline drawing.

# **4.2 Part marking**

## **4.2.1 Specification-compliant devices**

![](_page_71_Figure_4.jpeg)

#### **Figure 4-2 PM8916 device marking (top view, not to scale)**

![](_page_71_Picture_168.jpeg)

![](_page_71_Picture_169.jpeg)

For complete marking definitions of all PM8916 variants and revisions, refer to *PM8916/PM8916-1 Device Revision Guide* (LM80-P0436-34).
# **4.3 Device ordering information**

## **4.3.1 Specification-compliant devices**

This device can be ordered using the identification code shown i[n Figure 4-3](#page-72-0) and explained below.



#### <span id="page-72-0"></span>**Figure 4-3 Device identification code**

Device ordering information details for all samples available to date are summarized in [Table 4-2.](#page-72-1)



#### <span id="page-72-1"></span>**Table 4-2 PM8916 device identification details**

#### **Table 4-3 Feature codes**



<span id="page-72-2"></span> <sup>1</sup>P code 0 will be called PM8916 and is integrated with the APQ8016 platform.

P code 1 will be called PM8916-1 and is integrated with the APQ8009 platform.

<span id="page-72-3"></span><sup>&</sup>lt;sup>2"</sup>BB" is the feature code that identifies an IC's specific feature set, which distinguishes it from other versions or variants.

<span id="page-72-4"></span><sup>3&</sup>quot;S" is the source configuration code that identifies all of the qualified die fabrication-source combinations available at the time a particular sample type was shipped.

<span id="page-72-5"></span><sup>4</sup>For date codes 420–425, contact your customer service team.





# **4.4 Device moisture-sensitivity level**

Plastic-encapsulated surface mount packages are susceptible to damage induced by absorbed moisture and high temperature. QTI follows the latest IPC/JEDEC J-STD-020 standard revision for moisture-sensitivity qualification. The PM8916 devices are classified as MSL3 at 250ºC*.* This is the MSL classification temperature, which is defined as the minimum temperature of moisture sensitivity testing during device qualification.

Additional MSL information is included in:

Sectio[n 5.2](#page-75-0) – Storage

Section [5.3](#page-75-1) – Handling

Section [7.1](#page-81-0) – Reliability qualifications summary

# **5** Carrier, Storage, and Handling Information

# <span id="page-74-1"></span>**5.1 Carrier**

#### **5.1.1 Tape and reel information**

All QTI carrier tape systems conform to EIA-481 standards.

A simplified sketch of the PM8916 tape carrier is shown in [Figure 5-1,](#page-74-0) including the proper part orientation, maximum number of devices per reel, and key dimensions.



<span id="page-74-0"></span>**Figure 5-1 Carrier tape drawing with part orientation**

Tape-handling recommendations are shown in [Figure 5-2.](#page-75-2)



<span id="page-75-2"></span>**Figure 5-2 Tape handling**

# <span id="page-75-3"></span><span id="page-75-0"></span>**5.2 Storage**

#### **5.2.1 Bagged storage conditions**

PM8916 devices delivered in tape and reel carriers must be stored in sealed, moisture barrier, antistatic bags.

## <span id="page-75-4"></span>**5.2.2 Out-of-bag duration**

The out-of-bag duration is the time a device can be on the factory floor before being installed onto a PCB. It is defined by the device MSL rating.

# <span id="page-75-1"></span>**5.3 Handling**

Tape handling was described in Section [5.1.1.](#page-74-1) Other (IC-specific) handling guidelines are presented below.

## **5.3.1 Baking**

It is not necessary to bake the PM8916 devices if the conditions specified in Sections [5.2.1](#page-75-3) and [5.2.2](#page-75-4) have not been exceeded.

It is necessary to bake the PM8916 devices if any condition specified in Section [5.2.1](#page-75-3) or [5.2.2](#page-75-4) has been exceeded. The baking conditions are specified on the moisture-sensitive caution label attached to each bag.

If baking is required, the devices must be transferred into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature

## **5.3.2 Electrostatic discharge**

Electrostatic discharge (ESD) occurs naturally in laboratory and factory environments. An established high-voltage potential is always at risk of discharging to a lower potential. If this discharge path is through a semiconductor device, destructive damage may result.

ESD countermeasures and handling methods must be developed and used to control the factory environment at each manufacturing site.

QTI products must be handled according to the ESD Association standard: ANSI/ESD S20.20- 1999, *Protection of Electrical and Electronic Parts, Assemblies, and Equipment*.

PM8916 ESD ratings will be available in future revisions of this document.

# **6.1 RoHS compliance**

The device is lead-free and RoHS-compliant. QTI defines its lead-free (or Pb-free) semiconductor products as having a maximum lead concentration of 1000 ppm (0.1% by weight) in raw (homogeneous) materials and end products.

## **6.2 SMT parameters**

This section describes QTI board-level characterization-process parameters. It is included to assist customers with their SMT process development; it is not intended to be a specification for their SMT processes.

## **6.2.1 Land pad and stencil design**

The land-pattern and stencil recommendations presented in this section are based on QTI internal characterizations for lead-free solder pastes on an eight-layer PCB, built primarily to the specifications described in JEDEC JESD22-B111.

QTI recommends characterizing the land patterns according to each customer's processes, materials, equipment, stencil design, and reflow profile prior to PCB production. Optimizing the solder-stencil pattern design and print process is critical to ensure print uniformity, decrease voiding, and increase board-level reliability.

General land-pattern guidelines:

- Non-solder-mask-defined (NSMD) pads provide the best reliability.
- Keep the solder-able area consistent for each pad, especially when mixing via-in-pad and non-via-in-pad in the same array.
- Avoid large solder mask openings over ground planes.
- Traces for external routing are recommended to be less than or equal to half the pad diameter, to ensure consistent solder-joint shapes.

One key parameter that should be evaluated is the ratio of aperture area to sidewall area, known as the area ratio (AR). QTI recommends square apertures for optimal solder-paste release. In this case, a simple equation can be used relating the side length of the aperture to the stencil thickness (as shown and explained in [Figure 6-1\)](#page-78-0). Larger area ratios enable better transfer of solder paste to the PCB, minimize defects, and ensure a more stable printing process. Inter-aperture spacing should be at least as thick as the stencil; otherwise, paste deposits may bridge.



#### <span id="page-78-0"></span>**Figure 6-1 Stencil printing aperture area ratio (AR)**

Guidelines for an acceptable relationship between L and T are listed below, and are shown in [Figure 6-2:](#page-78-1)

- $R = L/4T > 0.65 best$
- $0.60 \le R \le 0.65$  acceptable
- $\blacksquare$  R < 0.60 not acceptable

Stencil	Stencil thickness, T (µm)							
Aperture $L(\mu m)$							75 80 85 90 95 100 105 110	
210							0.70 0.66 0.62 0.58 0.55 0.53 0.50 0.48	
220							0.73 0.69 0.65 0.61 0.58 0.55 0.52 0.50	
230							0.77 0.72 0.68 0.64 0.61 0.58 0.55 0.52	
240							0.80 0.75 0.71 0.67 0.63 0.60 0.57 0.55	
250							0.83 0.78 0.74 0.69 0.66 0.63 060 0.57	
260							0.87 0.81 0.76 0.72 0.68 0.65 0.62 0.59	

**Figure 6-2 Acceptable solder-paste geometries**

## <span id="page-78-1"></span>**6.2.2 Reflow profile**

Reflow profile conditions typically used by QTI for lead-free systems are listed in [Table 6-1](#page-78-2) and are shown in [Figure 6-3.](#page-79-0)

<span id="page-78-2"></span>

<b>Profile stage</b>	<b>Description</b>	Temp range	<b>Condition</b>
Preheat	Initial ramp	$< 150^{\circ}$ C	3°C/sec max
Soak	Flux activation	150 to 190 °C	60 to 75 sec
Ramp	Transition to liquidus (solder-paste melting point)	190 to $220^{\circ}$ C	$<$ 30 sec
Reflow	Time above liquidus	220 to 245 $^{\circ}$ C <sup>1</sup>	50 to 70 sec
Cool down	Cool rate – ramp to ambient	$< 220^{\circ}$ C	6°C/sec max

<span id="page-78-3"></span> <sup>1</sup>During the reflow process, the recommended peak temperature is 245°C (minimum). This temperature should not be confused with the peak temperature reached during MSL testing, as described in Section [6.2.3.](#page-79-1)



<span id="page-79-0"></span>**Figure 6-3 QTI typical SMT reflow profile**

## <span id="page-79-1"></span>**6.2.3 SMT peak package-body temperature**

This document states a peak package-body temperature in three other places within this document; without explanation, they may appear to conflict. The three places are listed below, along with an explanation of the stated value and its meaning within that section's context.

1. Device moisture-sensitivity level

PM8916 devices are classified as MSL3 @ 250°C. The temperature (250°C) included in this designation is the lower limit of the range stated for moisture resistance testing during the device qualification process, as explained in #2 below.

2. Reliability qualifications summary

One of the tests conducted for device qualification is the moisture resistance test. QTI follows J-STD-020-C, and hits a peak reflow temperature that falls within the range of  $260^{\circ}C + 0/5 C$  $(255 \text{ to } 260 \text{ °C}).$ 

3. Reflow profile

During a production board's reflow process, the temperature seen by the package must be controlled. Obviously, the temperature must be high enough to melt the solder and provide reliable connections. However, it must not go so high that the device might be damaged. The recommended peak temperature during production assembly is 245°C. This is comfortably above the solder melting point (220°C), yet well below the proven temperature reached during qualification (250°C or more).

#### **6.2.4 SMT process verification**

QTI recommends verification of the SMT process prior to high-volume board assembly, including:

- In-line solder-paste deposition monitoring
- Reflow-profile measurement and verification
- Visual and X-ray inspection after soldering to confirm adequate alignment, solder voids, solder-ball shape, and solder bridging
- Cross-section inspection of solder joints for wetting, solder-ball shape, and voiding

# **6.3 Board-level reliability**

QTI conducts characterization tests to assess the device's board-level reliability, including the following physical tests on evaluation boards:

- Drop shock (JESD22-B111)
- Temperature cycling (JESD22-A104)
- Cyclic bend testing optional (JESD22-B113)

# <span id="page-81-0"></span>**7.1 Reliability qualifications summary**

# **7.1.1 PM8916 reliability evaluation report for NSP device**

#### **Table 7-1 Silicon reliability results for SMIC**



<span id="page-81-1"></span> <sup>1</sup>Cum FITs from multiple products under SMIC-S1, 0.18 µm process.

#### **Table 7-2 Silicon reliability results for TSMC**



#### **Table 7-3 Package reliability results for SMIC/TSMC**



<span id="page-82-0"></span> <sup>1</sup>Cum DPPM and FITs from multiple products under TSMC, 0.18 µm process.

<span id="page-82-2"></span><span id="page-82-1"></span><sup>2</sup>ESD-HBM: All pins pass 2 kV except two pins, which pass at 1.5 kV: GND\_DRV and VIB\_DRV\_N 3Latch-up:

All pins pass 100 mA JEDEC specification except option 2 pin which pass at 70 mA for APQ8016/APQ8009 application. Option 2 pin is "NC" in this configuration. Chance of exposure is low.



# **7.2 Qualification sample description**

#### **Device characteristics**

- Device name: PM8916
- Package type: 176 NSP
- Package body size:  $6.2 \text{ mm} \times 6.2 \text{ mm} \times 0.86 \text{ mm}$
- Lead count: 176
- **Lead composition: SAC125Ni**
- Fab process: 0.18  $\mu$ m HV-CMOS
- Fab sites: SMIC and TSMC
- Assembly sites: Amkor, China; STATSChipPAC, China; ASE, Taiwan; SPIL, Taiwan
- Solder ball pitch: 0.4 mm

# **A** Exhibit 1

**PLEASE READ THIS LICENSE AGREEMENT ("AGREEMENT") CAREFULLY. THIS AGREEMENT IS A BINDING LEGAL AGREEMENT ENTERED INTO BY AND BETWEEN YOU (OR IF YOU ARE ENTERING INTO THIS AGREEMENT ON BEHALF OF AN ENTITY, THEN THE ENTITY THAT YOU REPRESENT) AND QUALCOMM TECHNOLOGIES, INC. ("QTI" "WE" "OUR" OR "US"). THIS IS THE AGREEMENT THAT APPLIES TO YOUR USE OF THE DESIGNATED AND/OR ATTACHED DOCUMENTATION AND ANY UPDATES OR IMPROVEMENTS THEREOF (COLLECTIVELY, "MATERIALS"). BY USING OR COMPLETING THE INSTALLATION OF THE MATERIALS, YOU ARE ACCEPTING THIS AGREEMENT AND YOU AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. IF YOU DO NOT AGREE TO THESE TERMS, QTI IS UNWILLING TO AND DOES NOT LICENSE THE MATERIALS TO YOU. IF YOU DO NOT AGREE TO THESE TERMS YOU MUST DISCONTINUE AND YOU MAY NOT USE THE MATERIALS OR RETAIN ANY COPIES OF THE MATERIALS. ANY USE OR POSSESSION OF THE MATERIALS BY YOU IS SUBJECT TO THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT.**

1.1 **License.** Subject to the terms and conditions of this Agreement, including, without limitation, the restrictions, conditions, limitations and exclusions set forth in this Agreement, Qualcomm Technologies, Inc. ("QTI") hereby grants to you a nonexclusive, limited license under QTI's copyrights to use the attached Materials; and to reproduce and redistribute a reasonable number of copies of the Materials. You may not use Qualcomm Technologies or its affiliates or subsidiaries name, logo or trademarks; and copyright, trademark, patent and any other notices that appear on the Materials may not be removed or obscured. QTI shall be free to use suggestions, feedback or other information received from You, without obligation of any kind to You. QTI may immediately terminate this Agreement upon your breach. Upon termination of this Agreement, Sections 1.2-4 shall survive.

1.2 **Indemnification.** You agree to indemnify and hold harmless QTI and its officers, directors, employees and successors and assigns against any and all third party claims, demands, causes of action, losses, liabilities, damages, costs and expenses, incurred by QTI (including but not limited to costs of defense, investigation and reasonable attorney's fees) arising out of, resulting from or related to: (i) any breach of this Agreement by You; and (ii) your acts, omissions, products and services. If requested by QTI, You agree to defend QTI in connection with any third party claims, demands, or causes of action resulting from, arising out of or in connection with any of the foregoing.

**Ownership.** QTI (or its licensors) shall retain title and all ownership rights in and to the Materials and all copies thereof, and nothing herein shall be deemed to grant any right to You under any of QTI's or its affiliates' patents. You shall not subject the Materials to any third party license terms (e.g., open source license terms). You shall not use the Materials for the purpose of identifying or providing evidence to support any potential patent infringement claim against QTI, its affiliates, or any of QTI's or QTI's affiliates' suppliers and/or direct or indirect customers. QTI hereby reserves all rights not expressly granted herein.

1.4 **WARRANTY DISCLAIMER.** YOU EXPRESSLY ACKNOWLEDGE AND AGREE THAT THE USE OF THE MATERIALS IS AT YOUR SOLE RISK. THE MATERIALS AND TECHNICAL SUPPORT, IF ANY, ARE PROVIDED "AS IS" AND WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED. QTI ITS LICENSORS AND AFFILIATES MAKE NO WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THE MATERIALS OR ANY OTHER INFORMATION OR DOCUMENTATION PROVIDED UNDER THIS AGREEMENT, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR AGAINST INFRINGEMENT, OR ANY EXPRESS OR IMPLIED WARRANTY ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. NOTHING CONTAINED IN THIS AGREEMENT SHALL BE CONSTRUED AS (I) A WARRANTY OR REPRESENTATION BY QTI, ITS LICENSORS OR AFFILIATES AS TO THE VALIDITY OR SCOPE OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT OR (II) A WARRANTY OR REPRESENTATION BY QTI THAT ANY MANUFACTURE OR USE WILL BE FREE FROM INFRINGEMENT OF PATENTS, COPYRIGHTS OR OTHER INTELLECTUAL PROPERTY RIGHTS OF OTHERS, AND IT SHALL BE THE SOLE RESPONSIBILITY OF YOU TO MAKE SUCH DETERMINATION AS IS NECESSARY WITH RESPECT TO THE ACQUISITION OF LICENSES UNDER PATENTS AND OTHER INTELLECTUAL PROPERTY OF THIRD PARTIES.

1.5 **LIMITATION OF LIABILITY.** IN NO EVENT SHALL QTI, QTI'S AFFILIATES OR ITS LICENSORS BE LIABLE TO YOU FOR ANY INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES, INCLUDING BUT NOT LIMITED TO ANY LOST PROFITS, LOST SAVINGS, OR OTHER INCIDENTAL DAMAGES, ARISING OUT OF THE USE OR INABILITY TO USE, OR THE DELIVERY OR FAILURE TO DELIVER, ANY OF THE MATERIALS, OR ANY BREACH OF ANY OBLIGATION UNDER THIS AGREEMENT, EVEN IF QTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE FOREGOING LIMITATION OF LIABILITY SHALL REMAIN IN FULL FORCE AND EFFECT REGARDLESS OF WHETHER YOUR REMEDIES HEREUNDER ARE DETERMINED TO HAVE FAILED OF THEIR ESSENTIAL PURPOSE. THE ENTIRE LIABILITY OF QTI, QTI's AFFILIATES AND ITS LICENSORS, AND THE SOLE AND EXCLUSIVE REMEDY OF YOU, FOR ANY CLAIM OR CAUSE OF ACTION ARISING HEREUNDER (WHETHER IN CONTRACT, TORT, OR OTHERWISE) SHALL NOT EXCEED US\$10.

2. **COMPLIANCE WITH LAWS; APPLICABLE LAW.** You agree to comply with all applicable local, international and national laws and regulations and with U.S. Export Administration Regulations, as they apply to the subject matter of this Agreement. This Agreement is governed by the laws of the State of California, excluding California's choice of law rules.

3. **CONTRACTING PARTIES.** If the Materials are downloaded on any computer owned by a corporation or other legal entity, then this Agreement is formed by and between QTI and such entity. The individual accepting the terms of this Agreement represents and warrants to QTI that they have the authority to bind such entity to the terms and conditions of this Agreement.

4. **MISCELLANEOUS PROVISIONS.** This Agreement, together with all exhibits attached hereto, which are incorporated herein by this reference, constitutes the entire agreement between QTI and You and supersedes all prior negotiations, representations and agreements between the parties with respect to the subject matter hereof. No addition or modification of this Agreement shall be effective unless made in writing and signed by the respective representatives of QTI and You. The restrictions, limitations, exclusions and conditions set forth in this Agreement shall apply even if QTI or any of its affiliates becomes aware of or fails to act in a manner to address any violation or failure to comply therewith. You hereby acknowledge and agree that the restrictions, limitations, conditions and exclusions imposed in this Agreement on the rights granted in this Agreement are not a derogation of the benefits of such rights. You further acknowledges that, in the absence of such restrictions, limitations, conditions and exclusions, QTI would not have entered into this Agreement with You. Each party shall be responsible for and shall bear its own expenses in connection with this Agreement. If any of the provisions of this Agreement are determined to be invalid, illegal, or otherwise unenforceable, the remaining provisions shall remain in full force and effect. This Agreement is entered into solely in the English language, and if for any reason any other language version is prepared by any party, it shall be solely for convenience and the English version shall govern and control all aspects. If You are located in the province of Quebec, Canada, the following applies: The Parties hereby confirm they have requested this Agreement and all related documents be prepared in English.